Site Home Archive Home FAQ Home How to search the Archive How to Navigate the Archive
Compare FPGA features and resources
Threads starting:
Authors:A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
I just wanted to post an update to this problem. I was contacted by someone from Xilinx technical support some time ago and I just got a confirmation that they are investigating the cause of this issue. The recommended workaround is to turn off FSM extraction. 1 point to Klaus for recommending the same workaround shortly after I submitted the original posting :) /AndreasArticle: 115926
Steve Battazzo wrote: > Hello, I am kind of new to running linux on my own machine at home and I > have chosen to use Ubuntu. > I would like to run Xilinx ISE webpack if possible. > On my first attempt I couldn't get the windows version to install in > Wine, but I'd rather run it natively in linux if possible anyway. > > I found some page online in french that actually came out somewhat > readable when translated to English, describing how to install version > 8.1i in Ubuntu 6.06 (which is what I'm using). I tried that, but only > got checksum errors when I tried to run the .sh file. > Any ideas? > Should I switch to CentOS instead or something? > > Thanks, > > Steve UPDATE-- it seems whenever I download any of these script files straight from the Xilinx website, I get these checksum errors for some reason. I downloaded a "web install" script from some other place that had it archived, and it at least opened up ok. So I'm going to try the getting the single file downfload from this server.. as painfully slow as it is. Any other input on what else I might try is appreciated, though. Thanks, SteveArticle: 115927
While both Device/package combinations are listed in the datasheets, I have not seen any of these devices "out in the wild" (means available with Digikey(*)/Nuhorizons/Avnet). I bothered Xilinx people at both Electronica 2006 and Embedded World 2007 about availability/plans for availability for these devices, but never heared back. Does anybody have more information about these device/package combination? Thanks (*) Digikey list the XC3S4004PQ208C as available on demand with minimum order of 120 pieces. -- Uwe Bonnes bon@elektron.ikp.physik.tu-darmstadt.de Institut fuer Kernphysik Schlossgartenstrasse 9 64289 Darmstadt --------- Tel. 06151 162516 -------- Fax. 06151 164321 ----------Article: 115928
Hi, First, thank you very much for your idea. I got some interestings thing from you. I have just come back my work from long holiday in my country. I compile 2 example file. Example_Sqrt is ok, But i have problems with fibonacci file. when i compile file fibo.psm i have the following screen: 01E LOAD ZH, 00 01F SUB YL, 01 020 STORE ZL, (YL) 021 FETCH ZL, _N 022 SUB YL, 01 023 STORE ZL, (YL) 024 CALL _outchar 025 ADD YL, 02 026 ; Fibonacci_result=Fibonacci(N); // calculate fibonacci of N 026 FETCH ZL, _N 027 SUB YL, 01 028 STORE ZL, (YL) 029 CALL _Fibonacci ERROR - Address is not 3-digits: _Fibonacci Provide a correct absolute address in range 000 to 3FF or a matching line label. Note that labels are case sensitive. Please correct and try again. KCPSM3 complete. Can you show me clearly again! I know, my questions may be stupid. But i think" wanting to know must to ask" please help me, Him LamArticle: 115929
On Feb 25, 2:22 am, Michael Gernoth <m...@gernoth.net> wrote: > Hello, > after being bitten by windrvr once again (it did not compile after a > kernel upgrade), I decided to see if I could get the Xilinx USB cable > and impact working without a kernel module. > To achieve this, I have written a wrapper library for impact which > maps calls to windrvr to the userspace libusb-library which should be > available on all modern linux distributions. > This is great! Especially as libusb got ported to Windows as well. http://libusb-win32.sourceforge.net/ Hope this convinces Xilinx to go a smoother way.Article: 115930
"Ray Andraka" <ray@andraka.com> wrote in message news:8CrEh.5899$qr5.1565@newsfe19.lga... > > It would be better to set the BRAMs up as 16Kx1... Mike, Ray, Absolutely right. I must've had my 'slow performance' mode hat on for some reason. KevinArticle: 115931
Is there a way to access the platform cable USB from a user program (i.e., from outside the Xilinx toolchain) ? What I'd like to do is access a BSCAN module inside my design from a custom win32 application. Many thanks, Guy.Article: 115932
On Feb 26, 3:53 am, Steve Battazzo <thesteveman_i...@yahoo.co.jp> wrote: > Steve Battazzo wrote: > > Hello, I am kind of new to running linux on my own machine at home and I > > have chosen to use Ubuntu. > > I would like to run Xilinx ISE webpack if possible. > > On my first attempt I couldn't get the windows version to install in > > Wine, but I'd rather run it natively in linux if possible anyway. > > > I found some page online in french that actually came out somewhat > > readable when translated to English, describing how to install version > > 8.1i in Ubuntu 6.06 (which is what I'm using). I tried that, but only > > got checksum errors when I tried to run the .sh file. > > Any ideas? > > Should I switch to CentOS instead or something? > > > Thanks, > > > Steve > > UPDATE-- it seems whenever I download any of these script files straight > from the Xilinx website, I get these checksum errors for some reason. I > downloaded a "web install" script from some other place that had it > archived, and it at least opened up ok. > So I'm going to try the getting the single file downfload from this > server.. as painfully slow as it is. > Any other input on what else I might try is appreciated, though. > > Thanks, > > Steve Steve, I've had nothing but success with the single-file download. On each iteration, the xilinx linux support for webpack seems to get better and better. The only issues I've had as of late are related to running the 32-bit webpack on amd64 hardware (it works, I just have to edit a single script file.) If you're having trouble downloading webpack in single-file format, I might suggest trying wget. When you get the list of options of files to download, copy the url and from the command-line run: $ wget http://urlforwebpack at 1.4 GB i've found this to be a more robust way of downloading. Please let me know if you have any other questions, and good luck! ...EricArticle: 115933
On 2007-02-25, Andreas Ehliar <ehliar@lysator.liu.se> wrote: > I'll have to try this tomorrow at work. Just following up to say that I have successfully tested this on a Suse 10.0 based distribution on i386 to program a Virtex-4 using the platform USB cable. Great work! /AndreasArticle: 115934
On 2007-02-26, MotM <Guy.Eschemann@gmail.com> wrote: > Is there a way to access the platform cable USB from a user program > (i.e., from outside the Xilinx toolchain) ? What I'd like to do is > access a BSCAN module inside my design from a custom win32 > application. Take a look at the following URLs: http://www.xilinx.com/publications/xcellonline/xcell_53/xc_jtag53.htm and http://www.s3group.com/system_ic/gnat/ /AndreasArticle: 115935
jonas@mit.edu wrote: > On Feb 26, 3:53 am, Steve Battazzo <thesteveman_i...@yahoo.co.jp> > wrote: >> Steve Battazzo wrote: >>> Hello, I am kind of new to running linux on my own machine at home and I >>> have chosen to use Ubuntu. >>> I would like to run Xilinx ISE webpack if possible. >>> On my first attempt I couldn't get the windows version to install in >>> Wine, but I'd rather run it natively in linux if possible anyway. >>> I found some page online in french that actually came out somewhat >>> readable when translated to English, describing how to install version >>> 8.1i in Ubuntu 6.06 (which is what I'm using). I tried that, but only >>> got checksum errors when I tried to run the .sh file. >>> Any ideas? >>> Should I switch to CentOS instead or something? >>> Thanks, >>> Steve >> UPDATE-- it seems whenever I download any of these script files straight >> from the Xilinx website, I get these checksum errors for some reason. I >> downloaded a "web install" script from some other place that had it >> archived, and it at least opened up ok. >> So I'm going to try the getting the single file downfload from this >> server.. as painfully slow as it is. >> Any other input on what else I might try is appreciated, though. >> >> Thanks, >> >> Steve > > > Steve, I've had nothing but success with the single-file download. On > each iteration, the xilinx linux support for webpack seems to get > better and better. The only issues I've had as of late are related to > running the 32-bit webpack on amd64 hardware (it works, I just have to > edit a single script file.) > > If you're having trouble downloading webpack in single-file format, I > might suggest trying wget. When you get the list of options of files > to download, copy the url and from the command-line run: > > $ wget http://urlforwebpack > > at 1.4 GB i've found this to be a more robust way of downloading. > > Please let me know if you have any other questions, and good luck! > ...Eric > Thanks, Eric. Directly from the Xilinx website, I've been getting issues with these, whether it's the single file download or the web install. 9.2i installer gave me a bus error and with the older versions the script files gave me some checksum errors as I said before (wget or otherwise). I found some old mirror site http://www.tx-g.net.hu/files/xilinx that had the files for 8.2i archived. I tried the WebInstall version from there (as it's a smaller file) and it actually opened, but the install didn't succeed. This led me to suspect that the single file install from this mirror would probably work ok for me. It is a slow server and took over 3 hours to downoad (against 20 minutes straight from Xilinx) but the install worked! I do have an AMD64 Athlon processor, so I may be interested in hearing your script file edit. Is it the settings.sh, Display:= 0 thing that I've been seeing around, or something else? Thanks, SteveArticle: 115936
I am new to FPGAs and Xilinx Virtex 4. How do I create a 100khz clock signal?Article: 115937
On Feb 26, 9:26 am, jim <-...@-.-> wrote: > I am new to FPGAs and Xilinx Virtex 4. How do I create a 100khz clock signal? The very first step is to figure out the required accuracy and stability. High accuracy or stability requires an external crystal oscillator and probably a divider. Low requirements can be satisfied with an external RC circut. Peter AlfkeArticle: 115938
jim, With a 100 KHz clock source. OK, seriously, the DCM can only divide an input clock by 15 (or 16, I forget) on the CLKDV output, and since the minimum input CLKIN for this feature is 24 MHz, that will not get you down to 100 KHz. The alternative is to use the CLB DFF to construct a divide by N (whatever you need) counter, and put the clock you have into the BUFG clock net (from an input pint), and take the clock out of the MSB of the counter (divider). External clock sources which are crystal based are easily obtained for less than a few dollars. These have frequencies from 5 MHz to 100 MHz at fairly low cost. Above 100 MHz, the oscillators are more exotic, and cost more. In is not recommended to try to attach a bare crystal to IO pins to construct an oscillator. AustinArticle: 115939
Hello All, I have a Xilinx ML501 board and I want to use the Xilinx XCF32P platform flash to configure the XC5VLX50. I can program the LX50 directly accross the JTAG chain and the design runs correctly (flashing LED's). Also the XCF32P does show up on the chain and Impact lets me program it. Unfortunately, when I hit the program button my design does not come up. The done LED goes true after a delay as if the part is programming from some other source. There is a 8 position dip switch on the board, SW15, that apparently controls the configuration source but the documentation is not clear about how to set that switch for platform flash. I have all zeros selected now. Can anyone just tell me how to set SW15 to configure from the platform flash on the ML501? Thank you, Pete DudleyArticle: 115940
finally announced! so now can talk about them - well still not documents on Xilinx website, but hopefully they will be available shortly AnttiArticle: 115941
Could some one give some information on ICAP.I have read thru the documentation on www.xilinx.com on dynamic reconfiguration,I still have not understood how would I access the ICAP port?I am basically trying to use the PowerPC on the virtex 4 to dynamically reconfigure the FPGA.I am also looking to synthesize a Microblaze softcore and make it do the reconfiguration. So in short Here is my specific Question .How do I access the ICAP?Does it have a port address?Say I write a C+ + program running on the microblaze,my intension is to change the bitstream dynamically by using the ICAP. Thanks for the Information! Best Regards,Article: 115942
On Feb 26, 11:32 am, Uwe Bonnes <b...@hertz.ikp.physik.tu- darmstadt.de> wrote: > While both Device/package combinations are listed in the datasheets, I have > not seen any of these devices "out in the wild" (means available with > Digikey(*)/Nuhorizons/Avnet). Avnet lists some parts as available : XC3S400-4PQ208I XC3S400-4PQG208C XC3S400-4PQG208I XC3S400-5PQ208C XC3S400-5PQG208C Real availability is another issue, which I happen to be interested too. Josep DuranArticle: 115943
On 26 Feb., 19:12, "Antti" <Antti.Luk...@xilant.com> wrote: > finally announced! > > so now can talk about them - well still not documents on Xilinx > website, but hopefully they will be available shortly > > Antti xilinx - whats up? I clicked the spartan-3AN link from inside the html email sent to my email. in response a website opened, says redirecting to xilinx website, and... a continous clicking sound from speaker... and ... at the same time google groups refused to work, saying that my computer or network is sending requests to them. I will re-run additional virus scans (I have anti-virus software installed and active). still, why does Xilinx send email with link to Spartan-3AN when does links do not work why are there no links to Spartan-3AN from xilinx website?? is the webmaster really again on vaccation !!?? hope the S-3AN info appears soon on Xilinx website. aArticle: 115944
On 26 Feb., 19:28, "Antti" <Antti.Luk...@xilant.com> wrote: > On 26 Feb., 19:12, "Antti" <Antti.Luk...@xilant.com> wrote: > > > finally announced! > > > so now can talk about them - well still not documents on Xilinx > > website, but hopefully they will be available shortly > > > Antti > > xilinx - whats up? I clicked the spartan-3AN link from inside the html > email sent to my email. > in response a website opened, says redirecting to xilinx website, > and... a continous clicking sound > from speaker... and ... at the same time google groups refused to > work, saying that my computer > or network is sending requests to them. I will re-run additional virus > scans (I have anti-virus software > installed and active). > > still, why does Xilinx send email with link to Spartan-3AN when does > links do not work > why are there no links to Spartan-3AN from xilinx website?? > > is the webmaster really again on vaccation !!?? > > hope the S-3AN info appears soon on Xilinx website. > > a http://www.xilinx.com/products/silicon_solutions/fpgas/spartan_series/spartan3an_fpgas/index.htm This is the link that makes the clicking sound when opened in webbrowser.Article: 115945
Antti wrote: > http://www.xilinx.com/products/silicon_solutions/fpgas/spartan_series/spartan3an_fpgas/index.htm > > This is the link that makes the clicking sound when opened in > webbrowser. Hi Antti, Yes, seems quite broken. Someone in Xilinx did _test_ this, right ? Lets hope that their design and verify flows for their silicon are of a considerably higher standard than their Web pages ?! Whilst we are waiting for Xilinx to get their act together, perhaps you could give your thoughts on what's new in the 3AN series, appart from just dropping some flash into the package ? -jgArticle: 115946
prasad, You instantiate it as a component in a design, and wire it up to other things inside your FPGA. It acts a a means of allowing the inside of the FPGA to talk to (listen to) the configuration plane. The ICAP is part of the SEU solution (all config cells are readback, and corrected if in error), and also for other interesting applications. If you want it to be an I/O on a processor, then you need to design a simple I/O port interface to it. AustinArticle: 115947
Cat out of the bag? Well, sure looks like the website folks are going to have some embarrassment from this. Yes, that link is certainly broken. As for 3AN, I have to wait until the release to talk about it, unless you were already one of the "early adopters" and are under NDA. In that case, you already know everything. AustinArticle: 115948
"jim" <-@-.-> wrote in message news:eea4919.-1@webx.sUN8CHnE... >I am new to FPGAs and Xilinx Virtex 4. How do I create a 100khz clock >signal? Get a circuit like this one :- http://www.longwave.de/lfregen.html Tune it to about 198kHz, and throw away the low pass filter bit that drives the headphones. Take it to Droitwich in the UK. You'll easily receive Radio 4 long wave, there's a 500kW transmitter there. Connect signal to Virtex 4. Use a flip flop in said FPGA to divide the 198kHz carrier clock by 2. This gives you 99kHz, near enough, I expect. Here's a link. http://en.wikipedia.org/wiki/Droitwich_transmitting_station Looks like you're 18 years too late, the frequency changed to 198 kHz from the perfect 200kHz in 1989. HTH, Syms. :-)Article: 115949
On 26 Feb., 19:40, "-jg" <Jim.Granvi...@gmail.com> wrote: > Antti wrote: > >http://www.xilinx.com/products/silicon_solutions/fpgas/spartan_series... > > > This is the link that makes the clicking sound when opened in > > webbrowser. > > Hi Antti, > Yes, seems quite broken. Someone in Xilinx did _test_ this, right ? > > Lets hope that their design and verify flows for their silicon are of > a considerably higher > standard than their Web pages ?! > > Whilst we are waiting for Xilinx to get their act together, perhaps > you could give your thoughts > on what's new in the 3AN series, appart from just dropping some flash > into the package ? > > -jg ok, the info about S3AN is mostly derived from ISE 9.1 the features are pretty much the same as S-3A, eg all same devices, unfortunatly it also looks like same packages, means no neat small packages available:( so basically take S3-A with all the nice features it has + add nonvolatile memory into the package. the memory can also be used to store user data like embedded firmware or other data. to be very short thats all i can say. its a lot actually counting the small nice things S3-A has. Antti
Site Home Archive Home FAQ Home How to search the Archive How to Navigate the Archive
Compare FPGA features and resources
Threads starting:
Authors:A B C D E F G H I J K L M N O P Q R S T U V W X Y Z