Site Home Archive Home FAQ Home How to search the Archive How to Navigate the Archive
Compare FPGA features and resources
Threads starting:
Authors:A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Threads Starting Aug 2000
24249: 00/08/01: Vincent J. Mooney: CASES 2000 FINAL Call for Participation
24250: 00/08/01: R. T. Finch: clock quadrupling
24251: 00/08/01: Stuart Clubb: Well, it finally happenned
24305: 00/08/03: <eml@riverside-machines.com.NOSPAM>: Re: Well, it finally happenned
24252: 00/08/01: Nicolas Matringe: Desperatly needing a SpartanII
24260: 00/08/01: Ray Andraka: Re: Desperatly needing a SpartanII
24270: 00/08/02: Nicolas Matringe: Re: Desperatly needing a SpartanII
24271: 00/08/02: K. Orthner: Re: Desperatly needing a SpartanII
24276: 00/08/02: Nicolas Matringe: Re: Desperatly needing a SpartanII
24278: 00/08/02: Ray Andraka: Re: Desperatly needing a SpartanII
24277: 00/08/02: Ray Andraka: Re: Desperatly needing a SpartanII
24294: 00/08/03: Jean-Paul Smeets: Re: Desperatly needing a SpartanII
24258: 00/08/01: Lars Lotzenburger: Virtex-EM development board
24263: 00/08/02: <clean_living@my-deja.com>: foundation 2.1i problems
24300: 00/08/03: Klaus Falser: Re: foundation 2.1i problems
24312: 00/08/03: sriley: Re: foundation 2.1i problems
24268: 00/08/02: <yuryws@banet.net>: uDMA66 protocol(ATA-5, ATA-4 Disk controller)
24272: 00/08/02: Jamil Khatib: FPGA selection
24279: 00/08/02: Ray Andraka: Re: FPGA selection
24299: 00/08/03: Jamil Khatib: Re: FPGA selection
24361: 00/08/04: Christian Mautner: Re: FPGA selection
24384: 00/08/06: <jamilkhatib@my-deja.com>: Re: FPGA selection
24282: 00/08/02: Philip Freidin: Re: FPGA selection
24347: 00/08/04: <karenwlead@my-deja.com>: Re: FPGA selection
24349: 00/08/04: Ray Andraka: Re: FPGA selection
24386: 00/08/06: <jimmy75@my-deja.com>: Re: FPGA selection
24400: 00/08/07: K. Orthner: Re: FPGA selection
24402: 00/08/07: Peter Alfke: Re: FPGA selection
24403: 00/08/07: Peter Alfke: Re: FPGA selection
24404: 00/08/07: K. Orthner: Re: FPGA selection
24280: 00/08/02: Jian Lin: Category : Subject
24387: 00/08/06: rickman: Re: Category : Subject
24281: 00/08/02: Eduardo Augusto Bezerra: 8251A USART
24283: 00/08/02: Eduardo Augusto Bezerra: Re: 8251A USART
24284: 00/08/02: Dave Vanden Bout: Re: 8251A USART
24307: 00/08/03: Eduardo Augusto Bezerra: Re: 8251A USART
24314: 00/08/03: rickman: Re: 8251A USART
24315: 00/08/03: Nicolas Matringe: Re: 8251A USART
24297: 00/08/02: Geoffrey G. Rochat: Re: 8251A USART
24304: 00/08/03: <eml@riverside-machines.com.NOSPAM>: Re: 8251A USART
24285: 00/08/02: RSB: VirtexE FF set/reset
24288: 00/08/02: Ken Christensen: 32-input AND and 100-input OR - can I do it fast?
24289: 00/08/02: Nicholas C. Weaver: Re: 32-input AND and 100-input OR - can I do it fast?
24291: 00/08/02: Ray Andraka: Re: 32-input AND and 100-input OR - can I do it fast?
24292: 00/08/02: Arrigo Benedetti: Re: 32-input AND and 100-input OR - can I do it fast?
24313: 00/08/03: Eric Pearson: Re: 32-input AND and 100-input OR - can I do it fast?
24318: 00/08/03: Steve Rencontre: Re: 32-input AND and 100-input OR - can I do it fast?
24293: 00/08/02: Muzaffer Kal: GPIO board for Avnet Virtex Development system ?
24295: 00/08/03: K. Orthner: Re: GPIO board for Avnet Virtex Development system ?
24303: 00/08/03: Starry Hung: Re: GPIO board for Avnet Virtex Development system ?
24296: 00/08/03: Muzaffer Kal: GPIO board for Avnet Virtex Development system ?
24298: 00/08/03: Eric L: models of digital ICs
24301: 00/08/03: K. Orthner: Re: models of digital ICs
24360: 00/08/04: Christian Mautner: Re: models of digital ICs
24419: 00/08/07: Andy Peters: Re: models of digital ICs
24308: 00/08/03: Dave Vanden Bout: tutorial on configurable system-on-chip design is available
24346: 00/08/04: <karenwlead@my-deja.com>: Re: tutorial on configurable system-on-chip design is available
24376: 00/08/05: Dave Vanden Bout: Re: tutorial on configurable system-on-chip design is available
24309: 00/08/03: Ben Franchuk: Re: Who needs all those printed ac parameters?
24343: 00/08/04: <eml@riverside-machines.com.NOSPAM>: Re: Who needs all those printed ac parameters?
24365: 00/08/04: Hernan Saab: Re: Who needs all those printed ac parameters? (sw should be the data
24316: 00/08/03: George Pontis: PWM implementation suggested sought for Spartan FPGA
24328: 00/08/04: Vasant Ram: Re: PWM implementation suggested sought for Spartan FPGA
24335: 00/08/04: rickman: Re: PWM implementation suggested sought for Spartan FPGA
24321: 00/08/04: Peter Alfke: Who needs all those printed ac parameters?
24323: 00/08/04: Ray Andraka: Re: Who needs all those printed ac parameters?
24325: 00/08/04: K. Orthner: Re: Who needs all those printed ac parameters?
24332: 00/08/04: rickman: Re: Who needs all those printed ac parameters?
24339: 00/08/04: Hal Murray: Re: Who needs all those printed ac parameters?
24445: 00/08/09: Ben Franchuk: Re: Who needs all those printed ac parameters?
24340: 00/08/04: Hal Murray: Re: Who needs all those printed ac parameters?
24348: 00/08/04: dmac: Re: Who needs all those printed ac parameters?
24352: 00/08/04: David Kessner: Re: Who needs all those printed ac parameters?
24359: 00/08/04: rickman: Re: Who needs all those printed ac parameters?
24452: 00/08/09: <eml@riverside-machines.com.NOSPAM>: Re: Who needs all those printed ac parameters?
24458: 00/08/09: Don Husby: Re: Who needs all those printed ac parameters?
24358: 00/08/04: Marc Klingelhofer: Packaging info overwhelms timing (was Who needs ... printed ac parameters?)
24540: 00/08/12: Magnus Homann: Re: Who needs all those printed ac parameters?
24322: 00/08/03: peter dudley: XST?
24336: 00/08/04: Dave Vanden Bout: Re: XST?
24341: 00/08/04: Nicolas Matringe: Re: XST?
24344: 00/08/04: <eml@riverside-machines.com.NOSPAM>: Re: XST?
24429: 00/08/07: rodger: Re: XST?
24430: 00/08/07: rickman: Re: XST?
24453: 00/08/09: <eml@riverside-machines.com.NOSPAM>: Re: XST?
24456: 00/08/09: rickman: Re: XST?
24466: 00/08/10: Ray Andraka: Re: XST?
24327: 00/08/04: <qwerty@scottfamily.cc>: Large CPLD
24333: 00/08/04: rickman: Re: Large CPLD
24357: 00/08/04: Mikeandmax: Re: Large CPLD
24330: 00/08/04: Austin Franklin: Verilog multiplier in Xilinx...
24342: 00/08/04: =?iso-8859-1?Q?Torbj=F6rn?= Stabo: Re: Verilog multiplier in Xilinx...
24350: 00/08/04: Austin Franklin: Re: Verilog multiplier in Xilinx...
24422: 00/08/07: Mike Peattie: Re: Verilog multiplier in Xilinx...
24904: 00/08/21: Austin Franklin: Re: Verilog multiplier in Xilinx...
24906: 00/08/22: Ray Andraka: Re: Verilog multiplier in Xilinx...
24908: 00/08/22: Austin Franklin: Re: Verilog multiplier in Xilinx...
24377: 00/08/05: Austin Franklin: Re: Verilog multiplier in Xilinx...
24536: 00/08/12: Austin Franklin: Re: Verilog multiplier in Xilinx...
24337: 00/08/04: Frank Tripp: Hardware for Sparse Matrix x Vector multiplication
24338: 00/08/03: yshamir: Interview Questions
24353: 00/08/04: Andy Peters: Re: Interview Questions
24501: 00/08/11: Ben Franchuk: Re: Interview Questions
24515: 00/08/11: Laurent Gauch: Re: Interview Questions
24351: 00/08/04: Asher Martin-CRAY: Q: JTAG BOUNDARY SCAN FOR FPGA's?
24354: 00/08/04: Stuart J Adams: 5v -> 1.8v switcher supply for FPGA ??
24355: 00/08/04: Nicholas C. Weaver: Re: 5v -> 1.8v switcher supply for FPGA ??
24362: 00/08/04: rickman: Re: 5v -> 1.8v switcher supply for FPGA ??
24356: 00/08/04: <jimmy75@my-deja.com>: Virtex system gate count
24363: 00/08/04: Rodolfo Jardim de Azevedo: Memory specification
24364: 00/08/04: rickman: Re: Memory specification
24366: 00/08/04: Eric Braeden: Re: Memory specification
24367: 00/08/04: Eric Smith: Re: Memory specification
24375: 00/08/05: rickman: Re: Memory specification
24433: 00/08/08: Rodolfo Jardim de Azevedo: Re: Memory specification
24434: 00/08/08: rickman: Re: Memory specification
24435: 00/08/08: Mark W Brehob: Re: Memory specification
24569: 00/08/14: dls2: Re: Memory specification
24407: 00/08/07: Gary Tse: Re: Memory specification
24444: 00/08/08: B. Joshua Rosen: Re: Memory specification
24368: 00/08/04: Chipman: CoolRunner Tri-State...
24369: 00/08/05: Peter Alfke: 8251 USART
24599: 00/08/15: news.hinet.net: Re: 8251 USART
24619: 00/08/15: Eduardo Augusto Bezerra: Re: 8251 USART
24622: 00/08/15: rickman: Re: 8251 USART
24629: 00/08/15: Eduardo Augusto Bezerra: Re: 8251 USART
24641: 00/08/16: rickman: Re: 8251 USART
24645: 00/08/16: Eduardo Augusto Bezerra: Re: 8251 USART
24655: 00/08/16: rickman: Re: 8251 USART
24670: 00/08/16: Eduardo Augusto Bezerra: Re: 8251 USART
24700: 00/08/17: rickman: Re: 8251 USART
24370: 00/08/05: Peter Alfke: Clock quadrupling
24371: 00/08/05: Peter Alfke: Look-up tables in Altera
24372: 00/08/05: Peter Alfke: Virtex DLL and external clocks
24373: 00/08/05: Peter Alfke: Which one is good coding style?
24374: 00/08/05: Peter Alfke: VirtexE FF set/reset
24378: 00/08/05: Mikhail Matusov: Help! Troubles using async FIFO cores in Virtex
24380: 00/08/06: <wq998@my-deja.com>: Re: Help! Troubles using async FIFO cores in Virtex
24389: 00/08/06: Austin Franklin: Re: Help! Troubles using async FIFO cores in Virtex
24393: 00/08/06: Mikhail Matusov: Re: Help! Troubles using async FIFO cores in Virtex
24397: 00/08/06: Austin Franklin: Re: Help! Troubles using async FIFO cores in Virtex
24408: 00/08/07: <erika_uk@my-deja.com>: Re: Help! Troubles using async FIFO cores in Virtex
24416: 00/08/07: rickman: Re: Help! Troubles using async FIFO cores in Virtex
24413: 00/08/07: David Kessner: Re: Help! Troubles using async FIFO cores in Virtex
24602: 00/08/15: Ray Andraka: Re: Help! Troubles using async FIFO cores in Virtex
24634: 00/08/15: Mikhail Matusov: Re: Help! Troubles using async FIFO cores in Virtex
24379: 00/08/05: Jack Lai: Abel from dataIO?
24412: 00/08/07: Paul Smart: Re: Abel from dataIO?
24381: 00/08/06: <shoran@my-deja.com>: some basic rules on FPGA design
24382: 00/08/05: Bob Perlman: Re: some basic rules on FPGA design
24479: 00/08/10: Ray Andraka: Re: some basic rules on FPGA design
24383: 00/08/06: Jan Gray: help -- of RAMs, FFs, latches, inverted clocks, and other curiosities
24440: 00/08/08: Philip Freidin: Re: help -- of RAMs, FFs, latches, inverted clocks, and other curiosities
25060: 00/08/25: <brian_m_davis@my-deja.com>: Re: help -- of RAMs, FFs, latches, inverted clocks, and other curiosities
25065: 00/08/25: Jan Gray: Re: help -- of RAMs, FFs, latches, inverted clocks, and other curiosities
25068: 00/08/25: Ben Franchuk: Re: help -- of RAMs, FFs, latches, inverted clocks, and other
25086: 00/08/25: Jan Gray: Re: help -- of RAMs, FFs, latches, inverted clocks, and other curiosities
25098: 00/08/26: Jonas Thor: Re: help -- of RAMs, FFs, latches, inverted clocks, and other curiosities
25107: 00/08/26: Jan Gray: Re: help -- of RAMs, FFs, latches, inverted clocks, and other curiosities
25072: 00/08/25: Ray Andraka: Re: help -- of RAMs, FFs, latches, inverted clocks, and other
25077: 00/08/25: Jan Gray: Re: help -- of RAMs, FFs, latches, inverted clocks, and other curiosities
25096: 00/08/25: Bret Wade: Re: help -- of RAMs, FFs, latches, inverted clocks, and other
24385: 00/08/06: Phunjapa Ruangsinsup: Asynchronous circuit on FPGA
24388: 00/08/06: <jimmy75@my-deja.com>: Help!! Virtex system gate count.
24392: 00/08/06: B. Joshua Rosen: Re: Help!! Virtex system gate count.
24396: 00/08/06: <jimmy75@my-deja.com>: Re: Help!! Virtex system gate count.
24417: 00/08/07: rickman: Re: Help!! Virtex system gate count.
24423: 00/08/07: Peter Alfke: Re: Help!! Virtex system gate count.
24448: 00/08/09: Peter Alfke: Re: Help!! Virtex system gate count.
24455: 00/08/09: <jimmy75@my-deja.com>: Re: Help!! Virtex system gate count.
24390: 00/08/06: peter dudley: Xilinx Alliance Base
24420: 00/08/07: Andy Peters: Re: Xilinx Alliance Base
24447: 00/08/08: Andy Krumel: Re: Xilinx Alliance Base
24391: 00/08/06: Goulas George: Circuit Drawing
24394: 00/08/06: JAKOB NIKLASSON: Re: Circuit Drawing
24399: 00/08/06: Austin Franklin: Re: Circuit Drawing
24395: 00/08/06: Philip Freidin: Re: Circuit Drawing
24398: 00/08/06: Austin Franklin: Re: Circuit Drawing
24425: 00/08/08: Sigurd Urdahl: Re: Circuit Drawing
24436: 00/08/08: Full Name: Re: Circuit Drawing
24401: 00/08/07: K. Orthner: Crossing Clock Domains.
24405: 00/08/06: Phil Hays: Re: Crossing Clock Domains. (Hey Peter Alfke!)
24414: 00/08/07: rickman: Re: Crossing Clock Domains.
24431: 00/08/08: Chris Fritz: Re: Crossing Clock Domains.
24460: 00/08/09: Barry Brown: Re: Crossing Clock Domains.
24461: 00/08/09: Peter Alfke: Re: Crossing Clock Domains.
24583: 00/08/14: Patrick Schulz: Re: Crossing Clock Domains.
24585: 00/08/14: Peter Alfke: Re: Crossing Clock Domains.
24462: 00/08/09: Chris Fritz: Re: Crossing Clock Domains.
24468: 00/08/10: Peter Alfke: Re: Crossing Clock Domains.
24406: 00/08/07: Phunjapa Ruangsinsup: Can i see Gate-delay and Interconnection-delay of circuit on FPGA and where??
24441: 00/08/08: <yuryws@my-deja.com>: Re: Can i see Gate-delay and Interconnection-delay of circuit on FPGA and where??
24467: 00/08/10: Ray Andraka: Re: Can i see Gate-delay and Interconnection-delay of circuit on FPGA
24481: 00/08/10: John L. Smith: Re: Can i see Gate-delay and Interconnection-delay of circuit on FPGA
24409: 00/08/07: Shlomo Kut: Drivers for Fujitso MB87Y237 USB core
24410: 00/08/07: Rick Filipkiewicz: Xilinx Foundation 3.1i
24411: 00/08/07: Nicolas Matringe: Re: Xilinx Foundation 3.1i
24415: 00/08/07: rickman: Re: Xilinx Foundation 3.1i
24421: 00/08/07: Philip Freidin: Re: Xilinx Foundation 3.1i
24454: 00/08/09: <eml@riverside-machines.com.NOSPAM>: Re: Xilinx Foundation 3.1i
24426: 00/08/07: rickman: Re: Xilinx Foundation 3.1i
24427: 00/08/08: Rick Filipkiewicz: Re: Xilinx Foundation 3.1i
24418: 00/08/07: Jeff Carter: FPGA
24424: 00/08/08: Michael Randelzhofer: Place&Route report of spartan2
24428: 00/08/08: Rick Filipkiewicz: Re: Place&Route report of spartan2
24437: 00/08/08: Dan Yang: FPGA intro
24438: 00/08/08: Nicholas Pappas: HELP! Strange Xilinx Software Error
24439: 00/08/08: Christian Mautner: Re: HELP! Strange Xilinx Software Error
24442: 00/08/08: <yuryws@my-deja.com>: Re: HELP! Strange Xilinx Software Error
24446: 00/08/09: Ben Franchuk: Re: Advantages and desadvantages of a reconfigurable processor
24449: 00/08/09: <dlampret@my-deja.com>: opencores doing first silicon
24450: 00/08/09: Bill Lenihan: Virtex I/O going off-board.
24451: 00/08/09: Bill Lenihan: CLKDLL for Virtex PCI?
24545: 00/08/13: Eric Crabill: Re: CLKDLL for Virtex PCI?
24560: 00/08/14: Martin Filteau: Re: CLKDLL for Virtex PCI?
24457: 00/08/09: Steven Sanders: 3-state busses on Virtex?
24469: 00/08/09: Philip Freidin: Re: 3-state busses on Virtex?
24486: 00/08/10: Hernan Saab: Re: 3-state busses on Virtex?
24492: 00/08/11: Peter Alfke: Re: 3-state busses on Virtex?
24463: 00/08/09: Andreas Wuestefeld: Timing Constraints
24464: 00/08/09: <robby75@my-deja.com>: Advantages and desadvantages of a reconfigurable processor
24465: 00/08/10: <bingoeugene@my-deja.com>: Replacement for Altera ByteBlaster & ByteBlasterMV
24521: 00/08/11: Christian Mautner: Re: Replacement for Altera ByteBlaster & ByteBlasterMV
24471: 00/08/10: Ulf Samuelsson: FPSLIC Software availability
24472: 00/08/10: Phunjapa Ruangsinsup: Where i can found Gate-delay or CLB internal-delay
24473: 00/08/10: Christian Mautner: leonardo/altera/LPM_RAM_DP
24475: 00/08/10: Austin Tempany: ASIC SCAN TEST
24482: 00/08/10: <iglasner@my-deja.com>: Re: ASIC SCAN TEST
24506: 00/08/11: Patrick Schulz: Re: ASIC SCAN TEST
24567: 00/08/14: Austin Tempany: Re: ASIC SCAN TEST
24581: 00/08/14: Patrick Schulz: Re: ASIC SCAN TEST
24631: 00/08/15: Austin Tempany: Re: ASIC SCAN TEST
24476: 00/08/10: Ron: Gigabit Ethernet controller
24477: 00/08/10: B. Joshua Rosen: Xilinx of Linux Howto Updated
24518: 00/08/11: <eml@riverside-machines.com.NOSPAM>: Re: Xilinx of Linux Howto Updated
24478: 00/08/10: Mitch Thornton: 2001 Reed-Muller Workshop CFP
24480: 00/08/10: Jean-Marie Bussat: Viewlogic to Orcad conversion
24522: 00/08/11: Herbert Kleebauer: Re: Viewlogic to Orcad conversion
24483: 00/08/10: John L. Smith: Further FPGA metastability questions
24490: 00/08/10: rickman: Re: Further FPGA metastability questions
24493: 00/08/11: Peter Alfke: Re: Further FPGA metastability questions
24491: 00/08/11: Peter Alfke: Re: Further FPGA metastability questions
24494: 00/08/10: Phil Hays: Re: Further FPGA metastability questions
24816: 00/08/19: Hal Murray: Re: Further FPGA metastability questions
24510: 00/08/11: rickman: Re: Further FPGA metastability questions
24559: 00/08/13: rk: Re: Further FPGA metastability questions
24811: 00/08/19: Ben Franchuk: Re: Further FPGA metastability questions
24817: 00/08/20: Hal Murray: Re: Further FPGA metastability questions
24826: 00/08/20: Peter Alfke: Re: Further FPGA metastability questions
24831: 00/08/20: Ben Franchuk: Re: Further FPGA metastability questions
24838: 00/08/19: Phil Hays: Re: Further FPGA metastability questions
24830: 00/08/20: Ray Andraka: Re: Further FPGA metastability questions
24834: 00/08/20: Hal Murray: Re: Further FPGA metastability questions
24861: 00/08/21: Ray Andraka: Re: Further FPGA metastability questions
24864: 00/08/21: Peter Alfke: Re: Further FPGA metastability questions
24866: 00/08/21: Ray Andraka: Re: Further FPGA metastability questions
24872: 00/08/21: Philip Freidin: Some notes on metastability
24914: 00/08/22: Hal Murray: Re: Some notes on metastability
24926: 00/08/22: rk: Re: Some notes on metastability
24917: 00/08/21: John Larkin: Re: Some notes on metastability
24925: 00/08/22: Peter Alfke: Re: Some notes on metastability
24946: 00/08/23: Ben Franchuk: Re: Some notes on metastability
24994: 00/08/23: rickman: Re: Some notes on metastability
24953: 00/08/23: Jim Granville: Re: Some notes on metastability
24986: 00/08/23: Peter Alfke: Re: Some notes on metastability
24820: 00/08/20: Hal Murray: Re: Further FPGA metastability questions
24827: 00/08/20: Peter Alfke: Re: Further FPGA metastability questions
24912: 00/08/22: Hal Murray: Re: Further FPGA metastability questions
24890: 00/08/21: Paul Walker: Re: Further FPGA metastability questions
24484: 00/08/10: ramy: Help with Xilinx
24489: 00/08/10: Peter Alfke: Re: Help with Xilinx
24516: 00/08/11: Ramy: Re: Xilinx chip not programming correctly
24525: 00/08/11: Peter Alfke: Re: Xilinx chip not programming correctly
24774: 00/08/18: Miguel Angel Aguirre: Re: Xilinx chip not programming correctly
24568: 00/08/14: Philip Freidin: Re: Xilinx chip not programming correctly
24584: 00/08/14: rickman: Re: Xilinx chip not programming correctly
24570: 00/08/14: aesolutions: Re: Help with Xilinx
24576: 00/08/14: aesolutions: Re: Help with Xilinx
24678: 00/08/16: Ramy: Re: Xilinx chip not programming correctly
24485: 00/08/10: Don Frevele: Deterministic FPGA routing?
24487: 00/08/10: Greg Neff: Re: Deterministic FPGA routing?
24520: 00/08/11: Christian Mautner: Re: Deterministic FPGA routing?
24769: 00/08/18: Hal Murray: Re: Deterministic FPGA routing?
25067: 00/08/25: Andreas Doering: Re: make for design flow (was: Deterministic FPGA routing?)
25149: 00/08/28: Christian Mautner: Re: make for design flow (was: Deterministic FPGA routing?)
25226: 00/08/31: <eml@riverside-machines.com.NOSPAM>: Re: make for design flow (was: Deterministic FPGA routing?)
25236: 00/08/31: Christian Mautner: Re: make for design flow (was: Deterministic FPGA routing?)
24508: 00/08/11: Andrew Ince: Re: Deterministic FPGA routing?
24519: 00/08/11: <eml@riverside-machines.com.NOSPAM>: Re: Deterministic FPGA routing?
24495: 00/08/11: Dan: PCI core needed for Xilinx
24550: 00/08/13: Stuart Clubb: Re: PCI core needed for Xilinx
24496: 00/08/11: <josh_eckstein@my-deja.com>: Getting into FPGAs
24505: 00/08/11: Patrick Schulz: Re: Getting into FPGAs
24527: 00/08/12: Tony Burch: Re: Getting into FPGAs
24497: 00/08/11: Tony Burch: [Ad] Overstocked on Xilinx Spartan FPGA Proto Kits
24498: 00/08/11: me: what does 0.35 micron mean
24499: 00/08/11: disk: Re: what does 0.35 micron mean
24504: 00/08/11: Patrick Schulz: Re: what does 0.35 micron mean
24565: 00/08/14: disk: Re: what does 0.35 micron mean
24577: 00/08/14: Theron Hicks: Re: what does 0.35 micron mean
24590: 00/08/14: Jon Kirwan: Re: what does 0.35 micron mean
24580: 00/08/14: Patrick Schulz: Re: what does 0.35 micron mean
24588: 00/08/14: Peter Alfke: Re: what does 0.35 micron mean
24705: 00/08/17: disk: Re: what does 0.35 micron mean
24611: 00/08/15: Peter Alfke: Re: what does 0.35 micron mean
24623: 00/08/15: rickman: Re: what does 0.35 micron mean
24624: 00/08/15: Patrick Schulz: Re: what does 0.35 micron mean
24642: 00/08/16: rickman: Re: what does 0.35 micron mean
24648: 00/08/16: Patrick Schulz: Re: what does 0.35 micron mean
24665: 00/08/16: Jan Gray: Re: what does 0.35 micron mean
24686: 00/08/16: <iglasner@my-deja.com>: Re: what does 0.35 micron mean
24635: 00/08/15: Peter Alfke: Re: what does 0.35 micron mean
24630: 00/08/15: Austin Tempany: Re: what does 0.35 micron mean
24500: 00/08/11: Starry Hung: Comparing Xilinx FPGAs
24511: 00/08/11: rickman: Re: Comparing Xilinx FPGAs
24530: 00/08/12: Peter Alfke: Re: Comparing Xilinx FPGAs
24537: 00/08/12: Ray Andraka: Re: Comparing Xilinx FPGAs
24772: 00/08/18: Hal Murray: Re: Comparing Xilinx FPGAs
24878: 00/08/21: <sulimma@my-deja.com>: Re: Comparing Xilinx FPGAs
24502: 00/08/11: Thomas Rinder: Xilinx, XVC300, 18V02
24509: 00/08/11: Etienne Racine: Re: Xilinx, XVC300, 18V02
24513: 00/08/11: Austin Franklin: Re: Xilinx, XVC300, 18V02
24533: 00/08/12: Laurent Gauch: Re: Xilinx, XVC300, 18V02
24503: 00/08/11: Alexander Paar: Altera Byteblaster and Win2k
24517: 00/08/11: Alexander Paar: Re: Altera Byteblaster and Win2k
24507: 00/08/11: Ben Franchuk: Yes but I want graphics.
24532: 00/08/12: Sigurd Urdahl: Re: Yes but I want graphics.
24542: 00/08/12: Paul Somogyi: Re: Yes but I want graphics.
24578: 00/08/14: Scott Bilik: Re: Yes but I want graphics.
24779: 00/08/18: Gabriele Buondonno: R: Yes but I want graphics.
24514: 00/08/11: Nicolas Matringe: Virtex CLKDLL and Leonardo
24589: 00/08/14: K. Mori: Re: Virtex CLKDLL and Leonardo
24523: 00/08/11: Jeff Carter: fpga
25263: 00/09/03: Danijel Sebalj: Satecad
24524: 00/08/11: Help: Easy question on programming
24528: 00/08/11: rickman: Re: Easy question on programming
24526: 00/08/12: Jim Granville: OPAL sw ex natsemi ?
24529: 00/08/12: <jj_okocha@my-deja.com>: Help!! Bit serial Baugh-Wooley multiplier
24531: 00/08/12: threehero: state encoding in Synplify!!!
24543: 00/08/12: <wq998@my-deja.com>: Re: state encoding in Synplify!!!
24547: 00/08/13: rickman: Re: state encoding in Synplify!!!
24557: 00/08/13: Peter Alfke: Re: state encoding in Synplify!!!
24754: 00/08/17: Andy Holt: Re: state encoding in Synplify!!!
24763: 00/08/17: Ray Andraka: Re: state encoding in Synplify!!!
24770: 00/08/17: rickman: Re: state encoding in Synplify!!!
24773: 00/08/18: Ray Andraka: Re: state encoding in Synplify!!!
24778: 00/08/18: <eml@riverside-machines.com.NOSPAM>: Re: state encoding in Synplify!!!
25452: 00/09/12: <wzjohn@my-deja.com>: computing difference between Gray values?
25475: 00/09/12: Dan Kuechle: Re: computing difference between Gray values?
25481: 00/09/12: Ray Andraka: Re: computing difference between Gray values?
25496: 00/09/12: rickman: Re: computing difference between Gray values?
25503: 00/09/12: John L. Smith: Re: computing difference between Gray values?
24562: 00/08/14: Peter Alfke: Re: state encoding in Synplify!!!
24563: 00/08/14: Scott Hauck: Re: state encoding in Synplify!!!
24564: 00/08/14: Ray Andraka: Re: state encoding in Synplify!!!
24561: 00/08/14: threehero: Re: state encoding in Synplify!!!
24592: 00/08/14: rickman: Re: state encoding in Synplify!!!
30559: 01/04/17: <michael.muellerm@med.ge.com>: Re: state encoding in Synplify!!!
30560: 01/04/17: Norbert Bierlox: Re: state encoding in Synplify!!!
24534: 00/08/12: Laurent Gauch: XC2S200 / Master Serial / PCI system
24535: 00/08/12: Austin Franklin: Re: XC2S200 / Master Serial / PCI system
24541: 00/08/12: Dan: Virtex 2.5V part with 5V IO problems
24544: 00/08/13: Peter Alfke: Re: Virtex 2.5V part with 5V IO problems
24546: 00/08/13: Philip Freidin: Re: Virtex 2.5V part with 5V IO problems
24549: 00/08/13: Ray Andraka: Re: Virtex 2.5V part with 5V IO problems
24552: 00/08/13: Dan: Re: Virtex 2.5V part with 5V IO problems
25218: 00/08/30: rk: Re: Virtex 2.5V part with 5V IO problems
24551: 00/08/14: Jim Granville: Re: Virtex 2.5V part with 5V IO problems
24553: 00/08/13: Dan: Re: Virtex 2.5V part with 5V IO problems
24554: 00/08/14: Jim Granville: Re: Virtex 2.5V part with 5V IO problems
24556: 00/08/13: Dan: Re: Virtex 2.5V part with 5V IO problems
24558: 00/08/13: Philip Freidin: Re: Virtex 2.5V part with 5V IO problems
24575: 00/08/14: Theron Hicks: Re: Virtex 2.5V part with 5V IO problems
24555: 00/08/13: Laurent Gauch: WS PIN - MULTILINX
24566: 00/08/14: Ben Franchuk: Re: this is a reply test
24593: 00/08/14: Dan: Ben my laugh was real Thanks
24571: 00/08/14: aesolutions: this is a test
24572: 00/08/14: Dan: Re: this is a reply test
24574: 00/08/14: aesolutions: Re: this is a reply test
24573: 00/08/14: aesolutions: Re: this is a test
24579: 00/08/14: S.K. Sharma: Quartus/Certify results mismatch
24582: 00/08/14: Jasper Hendriks: clock skew problem please help!!
24587: 00/08/14: Peter Alfke: Re: clock skew problem please help!!
24706: 00/08/17: Jasper Hendriks: Re: clock skew problem please help!!
24610: 00/08/15: Peter Alfke: Re: clock skew problem please help!!
24586: 00/08/14: <jj_okocha@my-deja.com>: Help!!! Bit serial Baugh-Wooley multiplier
24591: 00/08/14: Ray Andraka: Re: Help!!! Bit serial Baugh-Wooley multiplier
24594: 00/08/14: Steve Casselman: Re: Help!!! Bit serial Baugh-Wooley multiplier
24640: 00/08/16: <jj_okocha@my-deja.com>: Re: Help!!! Bit serial Baugh-Wooley multiplier
24652: 00/08/16: <erika_uk@my-deja.com>: Re: Help!!! Bit serial Baugh-Wooley multiplier
24658: 00/08/16: Ray Andraka: Re: Help!!! Bit serial Baugh-Wooley multiplier
24595: 00/08/15: E. Robert Tisdale: Re: Non-disclosures in job interviews
24598: 00/08/15: E. Robert Tisdale: Re: Non-disclosures in job interviews
24603: 00/08/14: rickman: Re: Non-disclosures in job interviews
24627: 00/08/15: Rick Cortese: Re: Non-disclosures in job interviews
24616: 00/08/15: Jon Kirwan: Re: Non-disclosures in job interviews
24666: 00/08/16: <weknews@my-deja.com>: Re: Non-disclosures in job interviews
24600: 00/08/14: rickman: Re: Non-disclosures in job interviews
24604: 00/08/14: Jeff Stout: Re: Non-disclosures in job interviews
24606: 00/08/14: rickman: Re: Non-disclosures in job interviews
24612: 00/08/15: Peter Alfke: Re: Non-disclosures in job interviews
24617: 00/08/15: Jon Kirwan: Re: Non-disclosures in job interviews
24759: 00/08/17: Marc Warden: Re: Non-disclosures in job interviews
24609: 00/08/15: Guy Macon: Re: Non-disclosures in job interviews
24621: 00/08/15: rickman: Re: Non-disclosures in job interviews
24947: 00/08/23: Simpleton Greives: Re: Non-disclosures in job interviews
24948: 00/08/23: Simpleton Greives: Re: Non-disclosures in job interviews
24954: 00/08/23: rickman: Re: Non-disclosures in job interviews
24596: 00/08/14: rickman: Non-disclosures in job interviews
24597: 00/08/15: Herman: Re: Non-disclosures in job interviews
24601: 00/08/14: Artur Leung: Re: Non-disclosures in job interviews
24607: 00/08/14: Paul S. Martin: Re: Non-disclosures in job interviews
24613: 00/08/15: Dmitri Katchalov: Re: Non-disclosures in job interviews
24739: 00/08/17: Stargazer: Re: Non-disclosures in job interviews
24615: 00/08/15: Jon Kirwan: Re: Non-disclosures in job interviews
24626: 00/08/15: ¸.·´¯`·.¸.·>Strings: Re: Non-disclosures in job interviews
24605: 00/08/15: Rudolf: Re: Non-disclosures in job interviews
24608: 00/08/15: Neil Judell: Re: Non-disclosures in job interviews
24618: 00/08/15: Jon Kirwan: Re: Non-disclosures in job interviews
24636: 00/08/15: Jeff Stout: Re: Non-disclosures in job interviews
24639: 00/08/15: Jon Kirwan: Re: Non-disclosures in job interviews
24677: 00/08/16: William Killian: Re: Non-disclosures in job interviews
24689: 00/08/16: Jon Kirwan: Re: Non-disclosures in job interviews
24662: 00/08/16: ¸.·´¯`·.¸.·>Strings: Re: Non-disclosures in job interviews
24671: 00/08/16: Jon Kirwan: Re: Non-disclosures in job interviews
24675: 00/08/16: rickman: Re: Non-disclosures in job interviews
24721: 00/08/17: ¸.·´¯`·.¸.·>Strings: Re: Non-disclosures in job interviews
24747: 00/08/17: rickman: Re: Non-disclosures in job interviews
24753: 00/08/17: Got Me Lucky Charms: Re: Non-disclosures in job interviews
24766: 00/08/17: rickman: Re: Non-disclosures in job interviews
24757: 00/08/17: Jon Kirwan: Re: Non-disclosures in job interviews
24674: 00/08/16: rickman: Re: Non-disclosures in job interviews
24722: 00/08/17: ¸.·´¯`·.¸.·>Strings: Re: Non-disclosures in job interviews
24748: 00/08/17: rickman: Re: Non-disclosures in job interviews
24760: 00/08/17: Jon Kirwan: Re: Non-disclosures in job interviews
24620: 00/08/15: <p.kootsookos@remove.ieee.org>: Re: Non-disclosures in job interviews
24625: 00/08/15: rk: Re: Non-disclosures in job interviews
24628: 00/08/15: Tom Hoffend: Re: Non-disclosures in job interviews
24661: 00/08/16: ¸.·´¯`·.¸.·>Strings: Re: Non-disclosures in job interviews
24643: 00/08/16: rickman: Re: Non-disclosures in job interviews
24653: 00/08/16: Stuart Tyrrell: Re: Non-disclosures in job interviews
24815: 00/08/19: Hal Murray: Re: Non-disclosures in job interviews
24818: 00/08/19: Jon Kirwan: Re: Non-disclosures in job interviews
24656: 00/08/16: Guy Macon: Re: Non-disclosures in job interviews
24673: 00/08/16: rickman: Re: Non-disclosures in job interviews
24663: 00/08/16: Rick Cortese: Re: Non-disclosures in job interviews
24668: 00/08/16: Peter Alfke: Re: Non-disclosures in job interviews
24669: 00/08/16: <p.kootsookos@remove.ieee.org>: Re: Non-disclosures in job interviews
24657: 00/08/16: OneStone: Re: Non-disclosures in job interviews
24667: 00/08/16: <weknews@my-deja.com>: Re: Non-disclosures in job interviews
24676: 00/08/16: rickman: Re: Non-disclosures in job interviews
24733: 00/08/17: OneStone: Re: Non-disclosures in job interviews
24750: 00/08/17: rickman: Re: Non-disclosures in job interviews
24699: 00/08/16: rickman: Re: Non-disclosures in job interviews, Round One
24708: 00/08/17: <p.kootsookos@remove.ieee.org>: Re: Non-disclosures in job interviews, Round One
24799: 00/08/18: Frank Bemelman: Re: Non-disclosures in job interviews, Round One
24709: 00/08/17: Jon Kirwan: Re: Non-disclosures in job interviews, Round One
24718: 00/08/17: rickman: Re: Non-disclosures in job interviews, Round One
24725: 00/08/17: Ron Huizen: Re: Non-disclosures in job interviews, Round One
24761: 00/08/17: "Paul E. Bennett": Re: Non-disclosures in job interviews, Round One
24737: 00/08/17: Darren Kuhn: Re: Non-disclosures in job interviews, Round One
24764: 00/08/17: "Paul E. Bennett": Re: Non-disclosures in job interviews, Round One
24793: 00/08/18: Darren Kuhn: Re: Non-disclosures in job interviews, Round One
24795: 00/08/18: rickman: Re: Non-disclosures in job interviews, Round One
24796: 00/08/18: Darren Kuhn: Re: Non-disclosures in job interviews, Round One
24810: 00/08/19: Neil Nelson: Re: Non-disclosures in job interviews, Round One
24814: 00/08/19: Jon Kirwan: Re: Non-disclosures in job interviews, Round One
24837: 00/08/20: rickman: Re: Non-disclosures in job interviews, Round One
24846: 00/08/20: Neil Nelson: Re: Non-disclosures in job interviews, Round One
24849: 00/08/20: Jon Kirwan: Re: Non-disclosures in job interviews, Round One
24853: 00/08/20: Peter Alfke: Re: Non-disclosures in job interviews, Round One
24869: 00/08/21: Hal Murray: Re: Non-disclosures in job interviews, Round One
24884: 00/08/21: Neil Nelson: Re: Non-disclosures in job interviews, Round One
24892: 00/08/21: Jon Kirwan: Re: Non-disclosures in job interviews, Round One
24741: 00/08/17: Stargazer: Re: Non-disclosures in job interviews, Round One
24777: 00/08/18: Stijn Vanorbeek: NDA's outside the US.
24781: 00/08/18: <p.kootsookos@remove.ieee.org>: Re: NDA's outside the US.
24794: 00/08/18: Darren Kuhn: Re: NDA's outside the US.
24903: 00/08/21: Darin Johnson: Re: Non-disclosures in job interviews, Round One
24930: 00/08/22: Neil Nelson: Re: Non-disclosures in job interviews, Round One
24949: 00/08/23: Darin Johnson: Re: Non-disclosures in job interviews, Round One
24951: 00/08/22: Neil Nelson: Re: Non-disclosures in job interviews, Round One
24950: 00/08/22: Jon Kirwan: Re: Non-disclosures in job interviews, Round One
24960: 00/08/22: Neil Nelson: Re: Non-disclosures in job interviews, Round One
24966: 00/08/23: "Paul E. Bennett": Re: Non-disclosures in job interviews, Round One
24989: 00/08/23: Neil Nelson: Re: Non-disclosures in job interviews, Round One
24998: 00/08/23: Jon Kirwan: Re: Non-disclosures in job interviews, Round One
24970: 00/08/23: Jon Kirwan: Re: Non-disclosures in job interviews, Round One
25109: 00/08/25: Matthew S. Staben: Re: Non-disclosures in job interviews, Round One
25153: 00/08/28: Jon Kirwan: Re: Non-disclosures in job interviews, Round One
25191: 00/08/29: Matthew S. Staben: Re: Non-disclosures in job interviews, Round One
25203: 00/08/30: Neil Nelson: Re: Non-disclosures in job interviews, Round One
25208: 00/08/30: rickman: Re: Non-disclosures in job interviews, Round One
25214: 00/08/30: Neil Nelson: Re: Non-disclosures in job interviews, Round One
25243: 00/08/31: Matthew S. Staben: Re: Non-disclosures in job interviews, Round One
25247: 00/09/01: Neil Nelson: Re: Non-disclosures in job interviews, Round One
25237: 00/08/31: Neil Nelson: Re: Non-disclosures in job interviews, Round One
24978: 00/08/23: <frank_mckenney@mindspring.com>: Re: Non-disclosures in job interviews, Round One
24988: 00/08/23: Neil Nelson: Re: Non-disclosures in job interviews, Round One
24955: 00/08/23: rickman: Re: Non-disclosures in job interviews, Round Two
24971: 00/08/23: Jon Kirwan: Re: Non-disclosures in job interviews, Round Two
24980: 00/08/23: rickman: Re: Non-disclosures in job interviews, Round Two
25011: 00/08/23: Darin Johnson: Re: Non-disclosures in job interviews, Round Two
25016: 00/08/24: Peter Alfke: Re: Non-disclosures in job interviews, Round Two
25019: 00/08/24: "Paul E. Bennett": Re: Non-disclosures in job interviews, Round Two
25264: 00/09/03: Zefram Cochrane: Re: Non-disclosures in job interviews, Round Two
25269: 00/09/03: Martin Usher: Re: Non-disclosures in job interviews, Round Two
25720: 00/09/18: tangozebra: Re: Non-disclosures in job interviews, Round Two
25731: 00/09/18: Kelly Hall: Re: Non-disclosures in job interviews, Round Two
25734: 00/09/18: Jon Kirwan: Re: Non-disclosures in job interviews, Round Two
24982: 00/08/23: Neil Nelson: Re: Non-disclosures in job interviews, Round Two
24997: 00/08/23: Jon Kirwan: Re: Non-disclosures in job interviews, Round Two
25010: 00/08/23: Paul Tiseo: Re: Non-disclosures in job interviews, Round Two
25014: 00/08/23: Neil Nelson: Re: Non-disclosures in job interviews, Round Two
25015: 00/08/23: rickman: Re: Non-disclosures in job interviews, Round Two
25027: 00/08/24: Neil Nelson: Re: Non-disclosures in job interviews, Round Two
25035: 00/08/24: rickman: Re: Non-disclosures in job interviews, Round Two
25040: 00/08/24: Neil Nelson: Re: Non-disclosures in job interviews, Round Two
25066: 00/08/25: rickman: Re: Non-disclosures in job interviews, Round Two
25081: 00/08/25: Neil Nelson: Re: Non-disclosures in job interviews, Round Two
25114: 00/08/26: rickman: Re: Non-disclosures in job interviews, Round Two
25123: 00/08/26: Neil Nelson: Re: Non-disclosures in job interviews, Round Two
25134: 00/08/27: Jerry Avins: Re: Non-disclosures in job interviews, Round Two
25135: 00/08/27: Neil Nelson: Re: Non-disclosures in job interviews, Round Two
25141: 00/08/27: Jerry Avins: Re: Non-disclosures in job interviews, Round Two
25024: 00/08/24: Paul Tiseo: Re: Non-disclosures in job interviews, Round Two
25037: 00/08/24: Neil Nelson: Re: Non-disclosures in job interviews, Round Two
25009: 00/08/23: Darin Johnson: Re: Non-disclosures in job interviews, Round Two
25106: 00/08/25: Spehro Pefhany: Re: Non-disclosures in job interviews, Round Two
25056: 00/08/25: Zoltan Kocsi: Re: Non-disclosures in job interviews, Round Two
25193: 00/08/29: gary drummond: Re: Non-disclosures in job interviews, Round Two
24724: 00/08/17: Steve Holle: Re: Non-disclosures in job interviews
24728: 00/08/17: Paul Augart: Re: Non-disclosures in job interviews
24762: 00/08/17: "Paul E. Bennett": Re: Non-disclosures in job interviews
24767: 00/08/17: rickman: Re: Non-disclosures in job interviews
24776: 00/08/18: "Paul E. Bennett": Re: Non-disclosures in job interviews
24730: 00/08/17: <p.kootsookos@remove.ieee.org>: Re: Non-disclosures in job interviews
24749: 00/08/17: rk: Re: Non-disclosures in job interviews
24735: 00/08/17: Stargazer: Re: Non-disclosures in job interviews
24871: 00/08/21: Gyles Harvey: Re: Non-disclosures in job interviews
24614: 00/08/15: Vladislav Vasilenko: About foundation 3.1
24632: 00/08/15: Steve Berman: JTAG, Xilinx, Winnt, and the Parallel Port
24672: 00/08/16: Steve Rencontre: Re: JTAG, Xilinx, Winnt, and the Parallel Port
24633: 00/08/15: <qwerty@scottfamily.cc>: Lattice 8k family
24637: 00/08/15: Artur Leung: Digital PLL design in FPGA
24638: 00/08/16: <drdimf@soundom.net>: WONDERFUL!
24644: 00/08/16: Richard Meester: fifo;s
24659: 00/08/16: Ray Andraka: Re: fifo;s
24660: 00/08/16: Peter Alfke: Re: fifo;s
24870: 00/08/21: <jamil.khatib@pmail.net>: Re: fifo;s
24646: 00/08/16: Tomasz Brychcy: clock variable problem
24647: 00/08/16: Philip Freidin: Re: clock variable problem
24649: 00/08/16: Ron: Altera FL-BGA 672 pins (ep20k300e) Lib (OLB) for ORCAD
24650: 00/08/16: Tomasz Brychcy: error during synthesis
24654: 00/08/16: rickman: Re: error during synthesis
24664: 00/08/16: Philip Freidin: Re: error during synthesis
24713: 00/08/17: <eml@riverside-machines.com.NOSPAM>: Re: error during synthesis
24651: 00/08/16: "zheng Daixun": how to use script file in the Design Manager
24687: 00/08/16: Thomas: SV: how to use script file in the Design Manager
24712: 00/08/17: Jan Vermaete: Re: how to use script file in the Design Manager
24679: 00/08/16: Ramy: Permanently programming FPGAs
24682: 00/08/16: Peter Alfke: Re: Permanently programming FPGAs
24688: 00/08/17: Renzo Venturi: Re: Permanently programming FPGAs
24692: 00/08/16: Peter Alfke: Re: Permanently programming FPGAs
24819: 00/08/19: Elftmann: Re: Permanently programming FPGAs
24821: 00/08/20: S. Ramirez: Re: Permanently programming FPGAs
24822: 00/08/19: rk: Re: Permanently programming FPGAs
24823: 00/08/19: Elftmann: Re: Permanently programming FPGAs
24828: 00/08/20: S. Ramirez: Re: Permanently programming FPGAs
24832: 00/08/20: Hal Murray: Re: Permanently programming FPGAs
24843: 00/08/20: Eric Braeden: Re: Permanently programming FPGAs
24855: 00/08/20: S. Ramirez: Re: Permanently programming FPGAs
25357: 00/09/07: Eric Smith: Re: Permanently programming FPGAs
24824: 00/08/20: Hal Murray: Re: Permanently programming FPGAs
24825: 00/08/19: Elftmann: Re: Permanently programming FPGAs
24836: 00/08/19: Phil Hays: Re: Permanently programming FPGAs
24933: 00/08/22: rk: Re: Permanently programming FPGAs
24938: 00/08/22: Peter Alfke: Re: Permanently programming FPGAs
24952: 00/08/22: rk: Re: Permanently programming FPGAs
24969: 00/08/23: Olaf Birkeland: Re: Permanently programming FPGAs
24973: 00/08/23: rk: Re: Permanently programming FPGAs
25021: 00/08/24: Olaf Birkeland: Re: Permanently programming FPGAs
25025: 00/08/24: Peter Alfke: Re: Permanently programming FPGAs
24829: 00/08/20: Peter Alfke: Re: Permanently programming FPGAs
24694: 00/08/16: B. Joshua Rosen: Re: Permanently programming FPGAs
24785: 00/08/18: rickman: Re: Permanently programming FPGAs
24697: 00/08/17: Ray Andraka: Re: Permanently programming FPGAs
24703: 00/08/17: Ben Franchuk: Re: Permanently programming FPGAs
24751: 00/08/17: Ben Franchuk: Re: Permanently programming FPGAs
24786: 00/08/18: rickman: Re: Permanently programming FPGAs
24711: 00/08/17: Vladislav Vasilenko: Re: Permanently programming FPGAs
24729: 00/08/17: Ray Andraka: Re: Permanently programming FPGAs
24734: 00/08/17: Vladislav Vasilenko: Re: Permanently programming FPGAs
24743: 00/08/17: Ray Andraka: Re: Permanently programming FPGAs
24783: 00/08/18: Ulf Samuelsson: Re: Permanently programming FPGAs
24680: 00/08/16: <jason_hatley@my-deja.com>: ASIC folks of all stripes needed in Spokane
24681: 00/08/16: <jason_hatley@my-deja.com>: Re: ASIC ---- send resumes to
24683: 00/08/16: Paul Smith: Xilinx design flow with Mentor
24714: 00/08/17: <eml@riverside-machines.com.NOSPAM>: Re: Xilinx design flow with Mentor
24789: 00/08/18: rickman: Re: Xilinx design flow with Mentor
24807: 00/08/19: <eml@riverside-machines.com.NOSPAM>: Re: Xilinx design flow with Mentor
24756: 00/08/17: Laurent Gauch: Re: Xilinx design flow with Mentor
24771: 00/08/18: Austin Franklin: Re: Xilinx design flow with Mentor
24684: 00/08/16: Steve Berman: Xilinx, JTAG, Parallel Ports and Winnt
24685: 00/08/16: Paul Smith: Xilinx Spartan II block RAM
24690: 00/08/16: Peter Alfke: Re: Xilinx Spartan II block RAM
24693: 00/08/17: Dan: Re: Xilinx Spartan II block RAM
24698: 00/08/17: Peter Alfke: Re: Xilinx Spartan II block RAM
24744: 00/08/17: Paul Smith: Re: Xilinx Spartan II block RAM
24691: 00/08/16: Michael Spencer: jpeg 2000
24695: 00/08/17: Dan: When will SpartanII be in ditribution
24701: 00/08/17: Peter Alfke: Re: When will SpartanII be in ditribution
24715: 00/08/17: <eml@riverside-machines.com.NOSPAM>: Re: When will SpartanII be in ditribution
24780: 00/08/18: Stuart Clubb: Re: When will SpartanII be in ditribution
24726: 00/08/17: Theron Hicks: Re: When will SpartanII be in ditribution
24738: 00/08/17: Peter Alfke: Re: When will SpartanII be in ditribution
24736: 00/08/17: Nicholas C. Weaver: Re: When will SpartanII be in ditribution
24696: 00/08/16: Artur Leung: Implementing an All Digital PLL in FPGA
24717: 00/08/17: John B. Sampson: Re: Implementing an All Digital PLL in FPGA
24768: 00/08/17: Matthew Donadio: Re: Implementing an All Digital PLL in FPGA
24791: 00/08/18: Artur Leung: Re: Implementing an All Digital PLL in FPGA
25283: 00/09/05: Danijel Sebalj: StateCAD ?
25287: 00/09/05: Johan Petersson: Re: StateCAD ?
24702: 00/08/17: Richard Meester: multiple drivers & foundation 2.1i
24704: 00/08/17: Dan: Distributor attitude !!
24723: 00/08/17: <sulimma@my-deja.com>: Re: Distributor attitude !!
24731: 00/08/17: Leon Heller: Re: Distributor attitude !!
24727: 00/08/17: <mrand@my-deja.com>: Re: Distributor attitude !!
24868: 00/08/21: Kang Liat Chuan: Re: Distributor attitude !!
24876: 00/08/21: S. Ramirez: Re: Distributor attitude !!
24886: 00/08/21: John Janusson: Re: Distributor attitude !!
24707: 00/08/17: Christophe Heyert: multiplying DLL in Virtex
24797: 00/08/18: <oivan@my-deja.com>: Re: multiplying DLL in Virtex
24802: 00/08/18: Alun: Re: multiplying DLL in Virtex
24804: 00/08/18: Austin Lesea: Re: multiplying DLL in Virtex
24710: 00/08/17: Starry Hung: Board suggestion for high gate count FPGA board
24740: 00/08/17: Henry Styles: Re: Board suggestion for high gate count FPGA board
24752: 00/08/17: Jerry English: Re: Board suggestion for high gate count FPGA board
24716: 00/08/17: Daixun: Multilinx cable problem
24719: 00/08/17: <oivan@my-deja.com>: Clock recovery in FPGA
24745: 00/08/17: Ray Andraka: Re: Clock recovery in FPGA
24755: 00/08/17: <oivan@my-deja.com>: Re: Clock recovery in FPGA
24758: 00/08/17: Muzaffer Kal: Re: Clock recovery in FPGA
24765: 00/08/17: Ray Andraka: Re: Clock recovery in FPGA
24720: 00/08/17: boaz: Category : Subject : test benchs and CPU core
24732: 00/08/17: Sedat NISANCI: Instantiation of Virtex-E Block SelectRAMs
24782: 00/08/18: Thomas Karlsson: Re: Instantiation of Virtex-E Block SelectRAMs
24787: 00/08/18: Sedat NISANCI: Re: Instantiation of Virtex-E Block SelectRAMs
24788: 00/08/18: Gyles Harvey: Re: Instantiation of Virtex-E Block SelectRAMs
25039: 00/08/24: <wetstein@my-deja.com>: Re: Instantiation of Virtex-E Block SelectRAMs
24742: 00/08/17: Nestor: Accessing internal signals and ports for writing to a file using testbench
24746: 00/08/17: Arrigo Benedetti: Re: Accessing internal signals and ports for writing to a file using testbench
25076: 00/08/25: Nestor: Re: Accessing internal signals and ports for writing to a file using testbench
24775: 00/08/18: Srinivasan Venkataramanan: Re: Accessing internal signals and ports for writing to a file using testbench
25110: 00/08/26: Paul Somogyi: Re: Accessing internal signals and ports for writing to a file using testbench
25234: 00/08/31: Frank Van de Sande: Re: Accessing internal signals and ports for writing to a file using testbench
25462: 00/09/12: Charles Gardiner: Accessing internal signals and ports for writing to a file using
25488: 00/09/12: Nestor: Re: Accessing internal signals and ports for writing to a file using testbench
25520: 00/09/13: <abica@my-deja.com>: Re: Accessing internal signals and ports for writing to a file using testbench
24784: 00/08/18: Emmanuel SAID: MP3 in FPGA ?
25249: 00/09/01: "Andrea Marson": Re: MP3 in FPGA ?
24790: 00/08/18: Tom: Contract and Permanent vacancies in the UK
24792: 00/08/18: Tom: Permanent Jobs in the UK
24798: 00/08/18: <beerbaron@my-deja.com>: Fully contrained designs...
24800: 00/08/18: Bob Perlman: Re: Fully contrained designs...
24803: 00/08/18: Austin Franklin: Re: Fully constrained designs...
24921: 00/08/22: Ben Franchuk: Re: Fully constrained designs...
24942: 00/08/22: Austin Franklin: Re: Fully constrained designs...
24929: 00/08/22: <beerbaron@my-deja.com>: Re: Fully constrained designs...
24934: 00/08/22: Austin Franklin: Re: Fully constrained designs...
24808: 00/08/19: <eml@riverside-machines.com.NOSPAM>: Re: Fully contrained designs...
24801: 00/08/18: Joe: Xilinx Xact & Alliance
24805: 00/08/19: Ray Andraka: Re: Xilinx Xact & Alliance
24806: 00/08/19: Ray Andraka: Virtex BEL constraints--do they really do anything?
24809: 00/08/19: T.SWIFT: Xilinx Student Edition Floorplanning
24812: 00/08/19: Ray Andraka: Re: Xilinx Student Edition Floorplanning
24813: 00/08/19: Jan Gray: Re: Xilinx Student Edition Floorplanning
24833: 00/08/20: Hal Murray: Metastability and antifuze
24842: 00/08/20: Peter Alfke: Re: Metastability and antifuze
24845: 00/08/20: Elftmann: Re: Metastability and antifuze
24850: 00/08/20: Peter Alfke: Re: Metastability and antifuze
24854: 00/08/20: Elftmann: Re: Metastability and antifuze
24858: 00/08/20: Peter Alfke: Re: Metastability and antifuze
25131: 00/08/26: Richard B. Katz: Re: Metastability and antifuze
24860: 00/08/21: Ray Andraka: Re: Metastability and antifuze
24913: 00/08/22: Hal Murray: Re: Metastability and antifuze
24984: 00/08/23: rk: Re: Metastability and antifuze
24987: 00/08/23: Peter Alfke: Re: Metastability and antifuze
24993: 00/08/23: rk: Re: Metastability and antifuze
24985: 00/08/23: rk: Re: Metastability and antifuze
24976: 00/08/23: rk: Re: Metastability and antifuze
25055: 00/08/25: Hal Murray: Re: Metastability and antifuze
25057: 00/08/24: rk: Re: Metastability and antifuze
25122: 00/08/26: Elftmann: Re: Metastability and antifuze
25127: 00/08/26: rk: Re: Metastability and antifuze
25128: 00/08/26: Elftmann: Re: Metastability and antifuze
24835: 00/08/20: Ben Franchuk: Arg! 8051 - 6502 and friends
24841: 00/08/20: Chris Hills: Re: Arg! 8051 - 6502 and friends
24848: 00/08/20: Ben Franchuk: Re: Arg! 8051 - 6502 and friends
24851: 00/08/20: Peter Alfke: Re: Arg! 8051 - 6502 and friends
24883: 00/08/21: Jan Gray: hard FPGA CPU cores do not moot soft cores
24865: 00/08/21: Ben Franchuk: Re: Arg! 8051 - 6502 and friends
24882: 00/08/21: Jan Gray: Re: Arg! 8051 - 6502 and friends
24839: 00/08/20: Hal Murray: Metastability measurement
24844: 00/08/20: Peter Alfke: Re: Metastability measurement
24847: 00/08/20: Bob Perlman: Re: Metastability measurement
24852: 00/08/21: Jim Granville: Re: Metastability measurement
24857: 00/08/20: Peter Alfke: Re: Metastability measurement
24863: 00/08/21: Jim Granville: Re: Metastability measurement
24867: 00/08/21: Ray Andraka: Re: Metastability measurement
24840: 00/08/20: Dave Vanden Bout: tutorial on configurable system-on-chip design is available
24856: 00/08/20: <erika_uk@my-deja.com>: timing simulation vs functional one
24859: 00/08/21: S. Ramirez: Re: timing simulation vs functional one
24881: 00/08/21: <erika_uk@my-deja.com>: Re: timing simulation vs functional one
24862: 00/08/21: Ray Andraka: Re: timing simulation vs functional one
24880: 00/08/21: <erika_uk@my-deja.com>: Re: timing simulation vs functional one
24898: 00/08/21: Ray Andraka: Re: timing simulation vs functional one
24964: 00/08/23: K. Orthner: Re: timing simulation vs functional one
24977: 00/08/23: Ray Andraka: Re: timing simulation vs functional one
24990: 00/08/23: <eml@riverside-machines.com.NOSPAM>: Re: timing simulation vs functional one
25389: 00/09/09: Pinhas: Re: timing simulation vs functional one
24873: 00/08/21: <jamil.khatib@pmail.net>: OpenTech cdrom new release
24874: 00/08/21: <jamil.khatib@pmail.net>: OpenTech cdrom new release
24875: 00/08/21: Michael Ljunggren: Usage of ROC (Foundation 2.1i)
24895: 00/08/21: Philip Freidin: Re: Usage of ROC (Foundation 2.1i)
24897: 00/08/21: Ray Andraka: Re: Usage of ROC (Foundation 2.1i)
24877: 00/08/21: Matthias Fuchs: power consumption for spartan xcs05(XL)
24891: 00/08/21: Marc Baker: Re: power consumption for spartan xcs05(XL)
24879: 00/08/21: Russell Tessier: FPGA'2001 CFP: Sept. 29 papers due
24885: 00/08/21: Jimmy Roberts: Mealy vs Moore FSM model
24889: 00/08/21: Mike Treseler: Re: Mealy vs Moore FSM model
24916: 00/08/22: rickman: Re: Mealy vs Moore FSM model
24919: 00/08/22: Hal Murray: Re: Mealy vs Moore FSM model
24922: 00/08/22: rickman: Re: Mealy vs Moore FSM model
24935: 00/08/22: Steve Rencontre: Re: Mealy vs Moore FSM model
24999: 00/08/23: Marc Klingelhofer: Re: Mealy vs Moore FSM model
25004: 00/08/23: rickman: Re: Mealy vs Moore FSM model
24937: 00/08/22: Mike Treseler: Re: Mealy vs Moore FSM model
24918: 00/08/22: Lars Rzymianowicz: Re: Mealy vs Moore FSM model
24923: 00/08/22: rickman: Re: Mealy vs Moore FSM model
24928: 00/08/22: Bob Perlman: Re: Mealy vs Moore FSM model
24956: 00/08/23: rickman: Re: Mealy vs Moore FSM model
24924: 00/08/22: Jimmy Roberts: Re: Mealy vs Moore FSM model
24931: 00/08/22: S. Ramirez: Re: Mealy vs Moore FSM model
24932: 00/08/22: Bob Perlman: Re: Mealy vs Moore FSM model
24939: 00/08/22: S. Ramirez: Re: Mealy vs Moore FSM model
24941: 00/08/22: Bob Perlman: Re: Mealy vs Moore FSM model
24943: 00/08/22: S. Ramirez: Re: Mealy vs Moore FSM model
24957: 00/08/23: rickman: Re: Mealy vs Moore FSM model
24965: 00/08/23: Lars Rzymianowicz: Re: Mealy vs Moore FSM model
24972: 00/08/23: S. Ramirez: Re: Mealy vs Moore FSM model
24963: 00/08/23: Lars Rzymianowicz: Re: Mealy vs Moore FSM model
24995: 00/08/23: Arrigo Benedetti: Re: Mealy vs Moore FSM model
24887: 00/08/21: Ray Andraka: Looks like Xilinx is at it again!
24893: 00/08/21: <apeters@noao.edu>: Re: Looks like Xilinx is at it again!
24896: 00/08/21: S. Ramirez: Re: Looks like Xilinx is at it again!
25002: 00/08/23: Andy Peters: Re: Looks like Xilinx is at it again!
24940: 00/08/22: Anna Acevedo: Re: Looks like Xilinx is at it again!
24894: 00/08/21: Greg Neff: Re: Looks like Xilinx is at it again!
24899: 00/08/21: Ray Andraka: Re: Looks like Xilinx is at it again!
24900: 00/08/21: Ray Andraka: Re: Looks like Xilinx is at it again!
24902: 00/08/21: Anna Acevedo: Re: Looks like Xilinx is at it again!
24905: 00/08/21: Ray Andraka: Re: Looks like Xilinx is at it again!
24909: 00/08/22: S. Ramirez: Re: Looks like Xilinx is at it again!
24915: 00/08/22: Peter Alfke: Re: Looks like Xilinx is at it again!
24911: 00/08/22: Greg Neff: Re: Looks like Xilinx is at it again!
24944: 00/08/22: Robert Sturm: Re: Looks like Xilinx is at it again!
24945: 00/08/23: Ray Andraka: Re: Looks like Xilinx is at it again!
24958: 00/08/23: rickman: Re: Looks like Xilinx is at it again!
25003: 00/08/23: Andy Peters: Re: Looks like Xilinx is at it again!
25005: 00/08/23: rickman: Re: Looks like Xilinx is at it again!
25006: 00/08/23: rickman: Re: Looks like Xilinx is at it again!
25150: 00/08/28: Gary Watson: Re: Looks like Xilinx is at it again!
24888: 00/08/21: Steve Rencontre: Leonardo Spectrum with Altera - am I being stupid???
24920: 00/08/22: Ernst Zwingenberger: Re: Leonardo Spectrum with Altera - am I being stupid???
24936: 00/08/22: Steve Rencontre: Re: Leonardo Spectrum with Altera - am I being stupid???
24901: 00/08/21: William Chow: xdl documentation
24907: 00/08/21: Philip Freidin: Re: xdl documentation
24991: 00/08/23: <eml@riverside-machines.com.NOSPAM>: Re: xdl documentation
25013: 00/08/23: Philip Freidin: Re: xdl documentation
24910: 00/08/21: ravikumar: urgent help fr a beginer
24927: 00/08/22: Daixun: Chipscope problem
25042: 00/08/24: Andy Krumel: Re: Chipscope problem
24959: 00/08/23: <vruhou@nurb.com>: OH NO!
24961: 00/08/23: <felix_bertram@my-deja.com>: FPGA-Express 3.4: Problems with VHDL export
24962: 00/08/23: Gerhard Griessnig: create a RAM in a Virtex
24967: 00/08/23: K. Orthner: Re: create a RAM in a Virtex
24968: 00/08/23: K. Orthner: Re: create a RAM in a Virtex
24975: 00/08/23: Ray Andraka: Re: create a RAM in a Virtex
25044: 00/08/24: Steve Oldridge: Re: create a RAM in a Virtex
25052: 00/08/24: Peter Alfke: Re: create a RAM in a Virtex
25053: 00/08/24: Nicholas C. Weaver: Re: create a RAM in a Virtex
25054: 00/08/25: Ray Andraka: Re: create a RAM in a Virtex
25070: 00/08/25: Gerhard Griessnig: Re: create a RAM in a Virtex
25074: 00/08/25: Ray Andraka: Re: create a RAM in a Virtex
25079: 00/08/25: Peter Alfke: Re: create a RAM in a Virtex
25097: 00/08/25: Ray Andraka: Re: create a RAM in a Virtex
24974: 00/08/23: Vladislav Vasilenko: about Xilinx e-mail document server
24979: 00/08/23: Dan Kuechle: run time doubled with Xilinx 3.1i upgrade
24981: 00/08/23: David Kessner: Re: run time doubled with Xilinx 3.1i upgrade
24983: 00/08/23: rickman: Re: run time doubled with Xilinx 3.1i upgrade
24992: 00/08/23: David Kessner: Re: run time doubled with Xilinx 3.1i upgrade
24996: 00/08/23: <bob_42690@my-deja.com>: Re: run time doubled with Xilinx 3.1i upgrade
25001: 00/08/23: David Kessner: Re: run time doubled with Xilinx 3.1i upgrade
25178: 00/08/29: Andy Peters: Re: run time doubled with Xilinx 3.1i upgrade
25235: 00/08/31: Christian Mautner: Re: run time doubled with Xilinx 3.1i upgrade
25295: 00/09/05: Johan Petersson: Re: run time doubled with Xilinx 3.1i upgrade
25000: 00/08/23: Bret Wade: Re: run time doubled with Xilinx 3.1i upgrade
25007: 00/08/23: Ray Andraka: Re: run time doubled with Xilinx 3.1i upgrade
25008: 00/08/23: David Kessner: Re: run time doubled with Xilinx 3.1i upgrade
25012: 00/08/23: Ray Andraka: Re: run time doubled with Xilinx 3.1i upgrade
25017: 00/08/23: Vikram Pasham: Re: run time doubled with Xilinx 3.1i upgrade
25028: 00/08/24: David Kessner: Re: run time doubled with Xilinx 3.1i upgrade
25159: 00/08/29: <erika_uk@my-deja.com>: Re: run time doubled with Xilinx 3.1i upgrade
25162: 00/08/29: David Kessner: Re: run time doubled with Xilinx 3.1i upgrade
25018: 00/08/24: Andreas Doering: minor problem with 3.1i was (Re: run time doubled)
25144: 00/08/28: Dan Hopper: Re: run time doubled with Xilinx 3.1i upgrade
25146: 00/08/28: Bret Wade: Re: run time doubled with Xilinx 3.1i upgrade
25171: 00/08/29: Dan Hopper: Re: run time doubled with Xilinx 3.1i upgrade
25179: 00/08/29: Andy Peters: Re: run time doubled with Xilinx 3.1i upgrade
25020: 00/08/24: RBowoo: CHANGE $6 INTO $3500
25022: 00/08/24: mok: Virtex partial reconfiguration feature (?)
25023: 00/08/24: Bill Blyth: Re: Virtex partial reconfiguration feature (?)
25026: 00/08/24: Peter Alfke: Re: Virtex partial reconfiguration feature (?)
25029: 00/08/24: Nicolas Matringe: Xilinx map trimming error
25030: 00/08/24: Rupert Glaser: availability of Spartan II
25031: 00/08/24: S. Ramirez: Re: availability of Spartan II
25036: 00/08/24: Peter Alfke: Re: availability of Spartan II
25145: 00/08/28: Duane: Re: availability of Spartan II
25152: 00/08/29: <bob_42690@my-deja.com>: Re: availability of Spartan II
25164: 00/08/29: Austin Lesea: Re: availability of Spartan II
25160: 00/08/29: <sulimma@my-deja.com>: Re: availability of Spartan II
25182: 00/08/29: rickman: Re: availability of Spartan II
25032: 00/08/24: Dan Kuechle: run time doubled with Xilinx 3.1i upgrade - Problem Fixed!!
25033: 00/08/24: Ray Andraka: Re: run time doubled with Xilinx 3.1i upgrade - Problem Fixed!!
25034: 00/08/24: <yorams70@my-deja.com>: largest fpga in the industry
25038: 00/08/24: Ray Andraka: Re: largest fpga in the industry
25043: 00/08/24: Peter Alfke: Re: largest fpga in the industry
25047: 00/08/24: Nicholas C. Weaver: Re: largest fpga in the industry
25049: 00/08/24: Peter Alfke: Re: largest fpga in the industry
25058: 00/08/25: S. Ramirez: Re: largest fpga in the industry
25059: 00/08/25: Ben Franchuk: Re: largest fpga in the industry
25071: 00/08/25: S. Ramirez: Re: largest fpga in the industry
25085: 00/08/25: Austin Lesea: Re: largest fpga in the industry
25063: 00/08/25: Simon: Re: largest fpga in the industry
25163: 00/08/29: Jerry English: Re: largest fpga in the industry
25165: 00/08/29: Nicholas C. Weaver: Re: largest fpga in the industry
25166: 00/08/29: Ray Andraka: Re: largest fpga in the industry
25167: 00/08/29: Austin Lesea: Re: largest fpga in the industry
25045: 00/08/24: Ray Andraka: Re: largest fpga in the industry
25046: 00/08/24: Nicholas C. Weaver: Re: largest fpga in the industry
25090: 00/08/25: <yorams70@my-deja.com>: Re: largest fpga in the industry
25093: 00/08/25: Peter Alfke: Re: largest fpga in the industry
25048: 00/08/24: S. Ramirez: Re: largest fpga in the industry
25050: 00/08/24: Ray Andraka: Re: largest fpga in the industry
25051: 00/08/24: Peter Alfke: Re: largest fpga in the industry
25078: 00/08/25: Magnus Homann: Re: largest fpga in the industry
25082: 00/08/25: Peter Alfke: Re: largest fpga in the industry
25041: 00/08/24: <elynum@my-deja.com>: fpga programmed by microcontroller
25089: 00/08/25: Lasse Langwadt Christensen: Re: fpga programmed by microcontroller
25061: 00/08/25: K. Orthner: Xilinx 3.1i ISE
25062: 00/08/25: K. Orthner: Re: Xilinx 3.1i ISE
25083: 00/08/25: Mike Treseler: Re: Xilinx 3.1i ISE
25147: 00/08/28: Andy Peters: Re: Xilinx 3.1i ISE
25064: 00/08/25: Markus Michel: DLL Properties on Xilinx Virtex/VirtexE
25073: 00/08/25: Ray Andraka: Re: DLL Properties on Xilinx Virtex/VirtexE
25069: 00/08/25: Jens Hildebrandt: "generate" and instance name indexes in Synopsys
25084: 00/08/25: Mike Treseler: Re: "generate" and instance name indexes in Synopsys
25132: 00/08/27: Mikhail Matusov: Re: "generate" and instance name indexes in Synopsys
25227: 00/08/31: <eml@riverside-machines.com.NOSPAM>: Re: "generate" and instance name indexes in Synopsys
25233: 00/08/31: <eml@riverside-machines.com.NOSPAM>: Re: "generate" and instance name indexes in Synopsys
25232: 00/08/31: Brent A. Hayhoe: Re: "generate" and instance name indexes in Synopsys
25075: 00/08/25: Nestor: Problems Fitting Design When Inserting More Than One Internal Global Buffer...
25080: 00/08/26: Valeri Serebrianski: Re: Problems Fitting Design When Inserting More Than One Internal Global Buffer...
25155: 00/08/29: Christian Reithmeier: Re: Problems Fitting Design When Inserting More Than One Internal Global Buffer...
25087: 00/08/25: Steven DeLong: Large amout of Interconnect between FPGAs
25099: 00/08/25: Ray Andraka: Re: Large amout of Interconnect between FPGAs
25148: 00/08/28: Andy Peters: Re: Large amout of Interconnect between FPGAs
25151: 00/08/28: rickman: Re: Large amout of Interconnect between FPGAs
25192: 00/08/29: Phil Hays: Re: Large amout of Interconnect between FPGAs
25205: 00/08/30: Andy Peters: Re: Large amout of Interconnect between FPGAs
25209: 00/08/30: rickman: Re: Large amout of Interconnect between FPGAs
25220: 00/08/30: John McCluskey: Re: Large amount of Interconnect between FPGAs (Lucent FPSC solution
25228: 00/08/31: Austin Lesea: Re: Large amout of Interconnect between FPGAs
25088: 00/08/25: jean-francois hasson: PCI macros
25101: 00/08/25: Jim McManus: Re: PCI macros
25091: 00/08/25: S. Ramirez: Why Aren't Anti-Fuse FPGAs The Biggest FPGAs In The World?
25095: 00/08/26: Jim Granville: Re: Why Aren't Anti-Fuse FPGAs The Biggest FPGAs In The World?
25118: 00/08/26: <daniel_elftmann@my-deja.com>: Re: Why Aren't Anti-Fuse FPGAs The Biggest FPGAs In The World?
25121: 00/08/26: Nicholas C. Weaver: Re: Why Aren't Anti-Fuse FPGAs The Biggest FPGAs In The World?
25124: 00/08/27: Jim Granville: Re: Why Aren't Anti-Fuse FPGAs The Biggest FPGAs In The World?
25126: 00/08/26: rk: Re: Why Aren't Anti-Fuse FPGAs The Biggest FPGAs In The World?
25136: 00/08/27: S. Ramirez: Re: Why Aren't Anti-Fuse FPGAs The Biggest FPGAs In The World?
25100: 00/08/25: Ray Andraka: Re: Why Aren't Anti-Fuse FPGAs The Biggest FPGAs In The World?
25119: 00/08/26: <daniel_elftmann@my-deja.com>: Re: Why Aren't Anti-Fuse FPGAs The Biggest FPGAs In The World?
25102: 00/08/25: Peter Alfke: Re: Why Aren't Anti-Fuse FPGAs The Biggest FPGAs In The World?
25104: 00/08/25: Bob Perlman: Re: Why Aren't Anti-Fuse FPGAs The Biggest FPGAs In The World?
25116: 00/08/26: rickman: Re: Why Aren't Anti-Fuse FPGAs The Biggest FPGAs In The World?
25120: 00/08/26: <daniel_elftmann@my-deja.com>: Re: Why Aren't Anti-Fuse FPGAs The Biggest FPGAs In The World?
25125: 00/08/26: Bob Perlman: Re: Why Aren't Anti-Fuse FPGAs The Biggest FPGAs In The World?
25130: 00/08/26: Elftmann: Re: Why Aren't Anti-Fuse FPGAs The Biggest FPGAs In The World?
25092: 00/08/25: John L. Smith: Is there any way to configure the Virtex BRAM outputs as direct, i.e.,
25105: 00/08/25: Ray Andraka: Re: Is there any way to configure the Virtex BRAM outputs as direct,
25108: 00/08/25: Peter Alfke: Re: Is there any way to configure the Virtex BRAM outputs as direct,
25094: 00/08/25: M.+M. Monhart: experiences with USB core vendors
25103: 00/08/25: Richard Lamoreaux: Xilinx 18V02 Prom Parallel mode fails
25177: 00/08/29: configuration: Re: Xilinx 18V02 Prom Parallel mode fails
25111: 00/08/26: Antonio Pasini: Newbie question about Xilinx Spartan PGCLK
25112: 00/08/26: <jgais@ws.estec.esa.nl>: Vacancy at European Space Agency
25154: 00/08/29: Regis Caillet: Re: Vacancy at European Space Agency
25113: 00/08/26: Bob Perlman: Problem instantiating Xilinx primitives in FPGA Express
25142: 00/08/28: disk: Re: Problem instantiating Xilinx primitives in FPGA Express
25115: 00/08/26: John Larkin: Balls!
25117: 00/08/26: rickman: Re: Balls!
25129: 00/08/27: Ray Andraka: Re: Balls!
25133: 00/08/27: Jim Granville: Re: Balls!
25215: 00/08/31: Ben Franchuk: Re: Balls!
25262: 00/09/03: Joel Kolstad: Re: Balls!
25267: 00/09/03: John Larkin: Re: Balls!
25268: 00/09/03: Nicholas C. Weaver: Re: Balls!
25270: 00/09/03: Ray Andraka: Re: Balls!
25277: 00/09/04: Elftmann: Re: Balls!
25278: 00/09/04: Ray Andraka: Re: Balls!
25294: 00/09/05: Johan Petersson: Re: Balls!
25281: 00/09/04: emanuel stiebler: Re: Balls!
25296: 00/09/05: <bstelle@my-deja.com>: Re: Balls!
25137: 00/08/28: Alex Sherstuk: FPGA power pins decoupling <-> PCB autorouting
25138: 00/08/28: Jim Granville: Re: FPGA power pins decoupling <-> PCB autorouting
25139: 00/08/27: Bob Perlman: Re: FPGA power pins decoupling <-> PCB autorouting
25140: 00/08/27: John Larkin: Re: FPGA power pins decoupling <-> PCB autorouting
25143: 00/08/28: Alexandr V Shuvalov: Guide revision in 2.1i
25156: 00/08/29: Tim Hove: Using a FPGA as I/O expansion on embedded PC ??
25157: 00/08/29: Jim Granville: Re: Using a FPGA as I/O expansion on embedded PC ??
25223: 00/08/31: Nial Stewart: Re: Using a FPGA as I/O expansion on embedded PC ??
25158: 00/08/29: Norman Desal: Spurious errors in full FPGA?
25176: 00/08/29: Andy Peters: Re: Spurious errors in full FPGA?
25188: 00/08/29: Tom Meagher: Re: Spurious errors in full FPGA?
25200: 00/08/30: Hanna Bruno: More than 4 clocks in virtex
25248: 00/09/01: Jamie Sanderson: Re: More than 4 clocks in virtex
25251: 00/09/01: Hanna Bruno: Re: More than 4 clocks in virtex
25289: 00/09/05: Johan Petersson: Re: More than 4 clocks in virtex
25434: 00/09/11: Kate Meilicke: Re: More than 4 clocks in virtex
25486: 00/09/12: Johan Petersson: Re: More than 4 clocks in virtex
25161: 00/08/29: K. Mori: Anyone used Spartan II XC2S200 yet?
25168: 00/08/29: Scott Schlachter: Re: Anyone used Spartan II XC2S200 yet?
25202: 00/08/30: K. Mori: Re: Anyone used Spartan II XC2S200 yet?
25169: 00/08/29: S. Ramirez: Spartan II vs. Virtex
25170: 00/08/29: Nicholas C. Weaver: Re: Spartan II vs. Virtex
25174: 00/08/29: Dan: Re: Spartan II vs. Virtex
25187: 00/08/30: Ray Andraka: Re: Spartan II vs. Virtex
25172: 00/08/29: Marc Baker: Re: Spartan II vs. Virtex
25183: 00/08/29: rickman: Re: Spartan II vs. Virtex
25194: 00/08/30: S. Ramirez: Re: Spartan II vs. Virtex
25198: 00/08/30: rickman: Re: Spartan II vs. Virtex
25240: 00/08/31: Tom Meagher: Re: Spartan II vs. Virtex
25241: 00/08/31: rickman: Re: Spartan II vs. Virtex
25173: 00/08/29: Victor the Cleaner: Xilinx and CD databooks (rant)
25175: 00/08/30: S. Ramirez: Re: Xilinx and CD databooks (rant)
25180: 00/08/29: John Larkin: Re: Xilinx and CD databooks (rant)
25181: 00/08/30: Zoltan Kocsi: Re: Xilinx and CD databooks (rant)
25185: 00/08/29: rickman: Re: Xilinx and CD databooks (rant)
25184: 00/08/29: rickman: Re: Xilinx and CD databooks (rant)
25217: 00/08/31: anup: Re: Xilinx and CD databooks (rant)
25186: 00/08/30: Greg Neff: Re: Xilinx and CD databooks (rant)
25189: 00/08/29: John Larkin: Re: Xilinx and CD databooks (rant)
25204: 00/08/30: Andy Peters: Re: Xilinx and CD databooks (rant)
25210: 00/08/30: rickman: Re: Xilinx and CD databooks (rant)
25190: 00/08/30: Dan: That was a good read.
25201: 00/08/30: Austin Franklin: Re: Xilinx and CD databooks (rant)
25211: 00/08/30: rickman: Re: Xilinx and CD databooks (rant)
25212: 00/08/30: Newsbrowser: Re: Xilinx and CD databooks (rant)
25213: 00/08/30: Marc Baker: Re: Xilinx and CD databooks (rant)
25250: 00/09/01: Scott Schlachter: Re: Xilinx and CD databooks (rant)
25560: 00/09/14: Hal Murray: Re: Xilinx and CD databooks (rant)
25568: 00/09/14: Bill Blyth: Re: Xilinx and CD databooks (rant)
25570: 00/09/14: Tobias F. Garde: Re: Xilinx and CD databooks (rant)
25651: 00/09/16: rickman: Re: Xilinx and CD databooks (rant)
26211: 00/10/08: rk: Re: Xilinx and CD databooks (rant)
26214: 00/10/08: rickman: Re: Xilinx and CD databooks (rant)
26338: 00/10/12: Austin Lesea: Re: Xilinx and CD databooks (rant) re: startup I
26344: 00/10/12: rickman: Re: Xilinx and CD databooks (rant) re: startup I
26409: 00/10/15: Peter: Re: Xilinx and CD databooks (rant)
26415: 00/10/15: rickman: Re: Xilinx and CD databooks (rant)
26430: 00/10/16: Kent Orthner: Re: Xilinx and CD databooks (rant)
26442: 00/10/16: rickman: Re: Xilinx and CD databooks (rant)
26452: 00/10/16: Austin Lesea: Re: Xilinx and CD databooks (rant)
26461: 00/10/17: Kent Orthner: Re: Xilinx and CD databooks (rant)
25898: 00/09/25: Rick Filipkiewicz: Re: Xilinx and CD databooks (rant)
25997: 00/09/29: Joe: Re: Xilinx and CD databooks (rant)
25195: 00/08/30: Tomasz Brychcy: Synthesis
25196: 00/08/30: Marc Matthey: Re: Synthesis
25216: 00/08/31: Rick Filipkiewicz: Re: Synthesis
25197: 00/08/30: Tomasz Brychcy: Latches
25207: 00/08/30: Ben Franchuk: Re: Latches
25222: 00/08/31: disk: Re: Latches
25225: 00/08/31: K. Orthner: Re: Latches
25229: 00/08/31: Jason T. Wright: Re: Latches
25231: 00/08/31: B. Joshua Rosen: Re: Latches
25238: 00/08/31: K. Orthner: Re: Latches
25199: 00/08/30: <bfredc@my-deja.com>: Preserve_driver vs Duplicate register merge
25206: 00/08/30: <rajesh52@hotmail.com>: Verilog FAQ
25219: 00/08/31: William Chow: directives such as _SUPERBEL, _PINMAP
25221: 00/08/31: Bill Lenihan: Synopsys Synthesis
25230: 00/08/31: Jason T. Wright: Re: Synopsys Synthesis
25224: 00/08/31: Gerhard Griessnig: SYNOPSYS using BLOCK RAM (VIRTEX)
25244: 00/09/01: Thomas Zipper: Re: SYNOPSYS using BLOCK RAM (VIRTEX)
25809: 00/09/21: Thomas Gebauer: Re: SYNOPSYS using BLOCK RAM (VIRTEX)
Site Home Archive Home FAQ Home How to search the Archive How to Navigate the Archive
Compare FPGA features and resources
Threads starting:
Authors:A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
