Site Home Archive Home FAQ Home How to search the Archive How to Navigate the Archive
Compare FPGA features and resources
Threads starting:
Authors:A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Threads Starting Oct 2002
47618: 02/10/01: geeko: TCP/IP in FPGA
47622: 02/10/01: Janusz Raniszewski: Re: TCP/IP in FPGA
47632: 02/10/01: geeko: Re: TCP/IP in FPGA
47648: 02/10/01: Hal Murray: Re: TCP/IP in FPGA
47678: 02/10/02: Spam Hater: Re: TCP/IP in FPGA
47839: 02/10/05: glen herrmannsfeldt: Re: TCP/IP in FPGA
47855: 02/10/05: Will: Re: TCP/IP in FPGA
47860: 02/10/06: Hal Murray: Re: TCP/IP in FPGA
47667: 02/10/01: Noel Klonsky: Re: TCP/IP in FPGA
47651: 02/10/01: Robert Myers: Re: TCP/IP in FPGA
47729: 02/10/02: Kolin Paul: Re: TCP/IP in FPGA
47730: 02/10/02: Kolin Paul: Re: TCP/IP in FPGA
47757: 02/10/03: Jesse Kempa: Re: TCP/IP in FPGA
47763: 02/10/03: Jan Gray: Re: TCP/IP in FPGA
47764: 02/10/03: Jan Gray: Re: TCP/IP in FPGA
47774: 02/10/03: Scott Bilik: Re: TCP/IP in FPGA
47800: 02/10/04: Falk Brunner: Re: TCP/IP in FPGA
47818: 02/10/04: Jan Gray: Re: TCP/IP in FPGA
47863: 02/10/06: Hal Murray: Re: TCP/IP in FPGA
47811: 02/10/04: Tim: Re: TCP/IP in FPGA
47819: 02/10/04: Jan Gray: Re: TCP/IP in FPGA
47820: 02/10/04: Jan Gray: Re: TCP/IP in FPGA
47827: 02/10/04: Jan Gray: Re: TCP/IP in FPGA
47833: 02/10/04: Ray Andraka: Re: TCP/IP in FPGA
47826: 02/10/04: Tim: Re: TCP/IP in FPGA
47848: 02/10/05: Will: Re: TCP/IP in FPGA
47850: 02/10/05: Phil Hays: Re: TCP/IP in FPGA
47851: 02/10/05: Nicholas C. Weaver: Re: TCP/IP in FPGA
48033: 02/10/10: geeko: Re: TCP/IP in FPGA
48061: 02/10/10: Spam Hater: Re: TCP/IP in FPGA
47621: 02/10/01: Djohn: DFT , Design For Test HELPPPPP
47644: 02/10/01: Thomas Stanka: Re: DFT , Design For Test HELPPPPP
47666: 02/10/01: Ray Andraka: Re: DFT , Design For Test HELPPPPP
47735: 02/10/02: lee: Re: DFT , Design For Test HELPPPPP
49158: 02/11/03: Alessandro Capobianco: R: DFT , Design For Test HELPPPPP
47623: 02/10/01: Ho Wong: Rounting of non-global IO pad to a GCLKIOB site.
47624: 02/10/01: Karl: Anyone knows of a example FPGA design which reads and writes a SmartMedia card?
47633: 02/10/01: Tony Burch: Re: Anyone knows of a example FPGA design which reads and writes a SmartMedia card?
47636: 02/10/01: Karl: Re: Anyone knows of a example FPGA design which reads and writes a SmartMedia card?
47627: 02/10/01: Paul: SPDE problems
47631: 02/10/01: Jonathan Bromley: re: SPDE problems
47647: 02/10/01: Jan Pech: iMPACT in WebPACK 5.1
47649: 02/10/01: Henrique: Where can i buy xilinx fpga online?
47652: 02/10/01: Alan Raphael: Re: Where can i buy xilinx fpga online?
47656: 02/10/01: Falk Brunner: Re: Where can i buy xilinx fpga online?
47658: 02/10/01: Giuseppeł: Re: Where can i buy xilinx fpga online?
47650: 02/10/01: Dan: question on ISE 5.1 and SMP machines...
47665: 02/10/01: Ray Andraka: Re: question on ISE 5.1 and SMP machines...
47692: 02/10/02: Petter Gustad: Re: question on ISE 5.1 and SMP machines...
47696: 02/10/02: <hamish@cloud.net.au>: Re: question on ISE 5.1 and SMP machines...
47844: 02/10/05: Dan: Re: question on ISE 5.1 and SMP machines...
47862: 02/10/06: <hamish@cloud.net.au>: Re: question on ISE 5.1 and SMP machines...
47659: 02/10/01: Theron Hicks: USB2 in FPGA?
47660: 02/10/02: Jim Granville: Re: USB2 in FPGA?
47661: 02/10/01: Paul Baxter: Re: USB2 in FPGA?
47675: 02/10/01: Rudolf Usselmann: Re: USB2 in FPGA?
47680: 02/10/01: Eric Smith: Re: USB2 in FPGA?
47740: 02/10/03: Rudolf Usselmann: Re: USB2 in FPGA?
47780: 02/10/03: Rudolf Usselmann: Re: USB2 in FPGA?
47662: 02/10/01: rickman: Re: USB2 in FPGA?
47672: 02/10/01: Theron Hicks (Terry): Re: USB2 in FPGA?
47761: 02/10/03: Martin Euredjian: Re: USB2 in FPGA?
47926: 02/10/07: Andy Peters: Re: USB2 in FPGA?
47934: 02/10/08: Martin Euredjian: Re: USB2 in FPGA?
47950: 02/10/08: Theron Hicks: Re: USB2 in FPGA?
47957: 02/10/08: Martin Euredjian: Re: USB2 in FPGA?
47928: 02/10/07: Ray Andraka: Re: USB2 in FPGA?
47951: 02/10/08: Theron Hicks: Re: USB2 in FPGA?
47989: 02/10/09: bulletdog7: Re: USB2 in FPGA?
48019: 02/10/09: Ray Andraka: Re: USB2 in FPGA?
48020: 02/10/09: emanuel stiebler: Re: USB2 in FPGA?
47663: 02/10/01: luigi funes: xilinx free logic analyzer?
47668: 02/10/01: Austin Lesea: Re: xilinx free logic analyzer?
47669: 02/10/01: luigi funes: Re: xilinx free logic analyzer?
47691: 02/10/02: luigi funes: Re: xilinx free logic analyzer?
47716: 02/10/02: Austin Franklin: Re: xilinx free logic analyzer?
47677: 02/10/01: Robert S. Sierk: AMD9513 Timer Chip
47713: 02/10/02: Peter Alfke: Re: AMD9513 Timer Chip
47681: 02/10/01: Eric Smith: Re: Implementing Delta-Sigma ADC and DAC in Spartan IIE
47682: 02/10/02: Jamie Morken: Re: Implementing Delta-Sigma ADC and DAC in Spartan IIE
47683: 02/10/02: Kevin Neilson: Re: Implementing Delta-Sigma ADC and DAC in Spartan IIE
47685: 02/10/02: Jim Granville: Re: Implementing Delta-Sigma ADC and DAC in Spartan IIE
47725: 02/10/02: Jamie Morken: Re: Implementing Delta-Sigma ADC and DAC in Spartan IIE
47875: 02/10/06: Janusz Raniszewski: Re: Implementing Delta-Sigma ADC and DAC in Spartan IIE
47877: 02/10/07: Jim Granville: Re: Implementing Delta-Sigma ADC and DAC in Spartan IIE
47687: 02/10/02: Jonathan Bromley: re: AMD9513 Timer Chip
47701: 02/10/02: Allen - Celeritous: Re: AMD9513 Timer Chip
47690: 02/10/02: Ho Wong: Block Ram Timing Issues
47693: 02/10/02: Ho Wong: Whoops.. forget that last post.
47715: 02/10/02: Peter Alfke: Re: Block Ram Timing Issues
47721: 02/10/02: Peter Alfke: Re: Block Ram Timing Issues
47699: 02/10/02: Scott Thibault: ANN: Embedded processor for Tcl language
47707: 02/10/02: Phil Tomson: Re: ANN: Embedded processor for Tcl language
47710: 02/10/02: Nicholas C. Weaver: Re: ANN: Embedded processor for Tcl language
47753: 02/10/03: Scott Thibault: Re: ANN: Embedded processor for Tcl language
47772: 02/10/03: Nicholas C. Weaver: Re: ANN: Embedded processor for Tcl language
47830: 02/10/04: Scott Thibault: Re: ANN: Embedded processor for Tcl language
47752: 02/10/03: Scott Thibault: Re: ANN: Embedded processor for Tcl language
47771: 02/10/04: Jim Granville: Re: ANN: Embedded processor for Tcl language
47814: 02/10/04: Utku Ozcan: Re: ANN: Embedded processor for Tcl language
47861: 02/10/06: <hamish@cloud.net.au>: Re: ANN: Embedded processor for Tcl language
47864: 02/10/06: Nicholas C. Weaver: Re: ANN: Embedded processor for Tcl language
47866: 02/10/06: Phil Tomson: Re: ANN: Embedded processor for Tcl language
47867: 02/10/06: Allan Herriman: Re: ANN: Embedded processor for Tcl language
47871: 02/10/06: <hamish@cloud.net.au>: Re: ANN: Embedded processor for Tcl language
47870: 02/10/06: <hamish@cloud.net.au>: Re: ANN: Embedded processor for Tcl language
47883: 02/10/07: Phil Tomson: Re: ANN: Embedded processor for Tcl language
47829: 02/10/04: Scott Thibault: Re: ANN: Embedded processor for Tcl language
47700: 02/10/02: Itsaso Zuazua: Help for Altera's FPGAs' pinout
47703: 02/10/02: Austin Lesea: Re: Help for Altera's FPGAs' pinout
47709: 02/10/02: Jan Gray: Re: Help for Altera's FPGAs' pinout
47728: 02/10/02: Ray Andraka: Re: Help for Altera's FPGAs' pinout
47731: 02/10/03: Hal Murray: Re: Help for Altera's FPGAs' pinout
47702: 02/10/02: Arne Burghardt: Moving average filter
47708: 02/10/02: Blackie Beard: Re: Moving average filter
47712: 02/10/02: Falk Brunner: Re: Moving average filter
47718: 02/10/02: Peter Alfke: Re: Moving average filter
47724: 02/10/02: Helmut Sennewald: Re: Moving average filter
47722: 02/10/02: Ray Andraka: Re: Moving average filter
47734: 02/10/03: Hal Murray: Re: Moving average filter
47777: 02/10/03: Blackie Beard: Re: Moving average filter
47853: 02/10/05: John Larkin: Re: Moving average filter
47873: 02/10/06: Blackie Beard: Re: Moving average filter
47887: 02/10/07: Arne Burghardt: Re: Moving average filter
47705: 02/10/02: Jonathan Bromley: Re: Moving average filter
47706: 02/10/02: Arne Burghardt: Re: Moving average filter
47719: 02/10/02: Sylvain Yon: Re: Moving average filter
47711: 02/10/02: S P: virtex 2 -5i vs -6
47717: 02/10/02: Austin Lesea: Re: virtex 2 -5i vs -6
47720: 02/10/02: Peter Alfke: Re: virtex 2 -5i vs -6
47726: 02/10/02: Ray Andraka: Re: Implementing Delta-Sigma ADC and DAC in Spartan IIE
47727: 02/10/02: Kolin Paul: Help on Selecting FPGA Board
47778: 02/10/03: Kolin Paul: Re: Help on Selecting FPGA Board
47732: 02/10/02: Christopher R. Carlen: Need advice wiring up a CPLD
47736: 02/10/03: Hal Murray: Re: Need advice wiring up a CPLD
47754: 02/10/03: Christopher R. Carlen: Re: Need advice wiring up a CPLD
47762: 02/10/03: markp: Re: Need advice wiring up a CPLD
47768: 02/10/03: Christopher R. Carlen: Re: Need advice wiring up a CPLD
47773: 02/10/03: markp: Re: Need advice wiring up a CPLD
47770: 02/10/04: Jim Granville: Re: Need advice wiring up a CPLD
47741: 02/10/03: Paul Burke: Re: Need advice wiring up a CPLD
47758: 02/10/03: Theron Hicks: Re: Need advice wiring up a CPLD
47767: 02/10/03: Christopher R. Carlen: Re: Need advice wiring up a CPLD
47766: 02/10/03: Christopher R. Carlen: Re: Need advice wiring up a CPLD
47793: 02/10/04: Rick Filipkiewicz: Re: Need advice wiring up a CPLD
47828: 02/10/04: Al Williams: Re: Need advice wiring up a CPLD
47743: 02/10/03: skillwood: SoC Testing , need links
47857: 02/10/06: news: Re: SoC Testing , need links
47744: 02/10/03: skillwood: Low power design
47747: 02/10/03: Ulises Hernandez: Re: Low power design
47790: 02/10/04: Petter Gustad: Re: Low power design
47797: 02/10/04: Ulises Hernandez: Re: Low power design
47802: 02/10/04: Falk Brunner: Re: Low power design
47805: 02/10/04: Petter Gustad: Re: Low power design
47807: 02/10/04: Ray Andraka: Re: Low power design
47842: 02/10/05: Helmut Sennewald: Re: Low power design
47843: 02/10/05: Ray Andraka: Re: Low power design
47876: 02/10/06: malgi: Re: Low power design
47878: 02/10/07: Ray Andraka: Re: Low power design
47756: 02/10/03: Steve Prokosch: Re: Low power design
47783: 02/10/03: Rudolf Usselmann: Re: Low power design
47786: 02/10/04: Loi Tran: Re: Low power design
47840: 02/10/05: Ole: Re: Low power design
47841: 02/10/05: rickman: Re: Low power design
47845: 02/10/05: Rudolf Usselmann: Re: Low power design
47812: 02/10/04: Bas Arts: Re: Low power design
47824: 02/10/04: MR: Re: Low power design
47884: 02/10/07: Bas Arts: Re: Low power design
47892: 02/10/07: skillwood: Re: Low power design
47893: 02/10/07: Ulises Hernandez: Re: Low power design
47906: 02/10/07: Caillet: Re: Low power design
47909: 02/10/07: Nicholas C. Weaver: Re: Low power design
47748: 02/10/03: Charles Wagner: XDW
47749: 02/10/03: Darryl Groom: Goertzel algorithm tone detector
47854: 02/10/05: =?ISO-8859-1?Q?Narc=EDs_Nadal?=: Re: Goertzel algorithm tone detector
47891: 02/10/07: Arash Salarian: Re: Goertzel algorithm tone detector
48143: 02/10/11: =?ISO-8859-1?Q?Narc=EDs_Nadal?=: SBFT Single Bit Fourier Transform
47759: 02/10/03: Kuan Zhou: A MAC design question
47760: 02/10/03: Nicholas C. Weaver: Re: A MAC design question
47775: 02/10/03: Ray Andraka: Re: A MAC design question
47765: 02/10/03: Ru-Chin Tsai: Altera FPGA as ISA I/O device
47769: 02/10/03: rickman: Re: Altera FPGA as ISA I/O device
47796: 02/10/04: Ru-Chin Tsai: Re: Altera FPGA as ISA I/O device
47785: 02/10/04: cookielady: Re: Altera FPGA as ISA I/O device
47822: 02/10/04: Steen Larsen: Re: Altera FPGA as ISA I/O device
47823: 02/10/04: cookielady: Re: Altera FPGA as ISA I/O device
47776: 02/10/03: Seth Kintigh: Tough question about parallelism, data dependencies, string matching
47779: 02/10/03: Prashant: Run time error '8005' : Port already open
47784: 02/10/03: <noone@aol.com>: Parallel asyncronous configuration of an Altera FPGA
47803: 02/10/04: Falk Brunner: Re: Parallel asyncronous configuration of an Altera FPGA
47832: 02/10/04: arpit.desai: Re: Parallel asyncronous configuration of an Altera FPGA
47787: 02/10/04: Karl: FPGA with an EPROM on it?
47789: 02/10/04: Ulises Hernandez: Re: FPGA with an EPROM on it?
47804: 02/10/04: Falk Brunner: Re: FPGA with an EPROM on it?
47810: 02/10/04: Holger Veit: Re: FPGA with an EPROM on it?
47815: 02/10/04: Xu Qijun: Re: FPGA with an EPROM on it?
47825: 02/10/04: Falk Brunner: Re: FPGA with an EPROM on it?
47890: 02/10/07: Arash Salarian: Re: FPGA with an EPROM on it?
47910: 02/10/07: Falk Brunner: Re: FPGA with an EPROM on it?
47913: 02/10/07: Timothy R. Sloper: Re: FPGA with an EPROM on it?
47941: 02/10/08: Arash Salarian: Re: FPGA with an EPROM on it?
47835: 02/10/04: Jon Elson: Re: FPGA with an EPROM on it?
47806: 02/10/04: Ulises Hernandez: Re: FPGA with an EPROM on it?
47798: 02/10/04: luigi funes: Clear Logic is definitively dead?
47836: 02/10/04: MikeJ: Pacman in an FPGA
47838: 02/10/05: Peter Hiscocks: DDS in PLD?
47847: 02/10/05: John_H: Re: DDS in PLD?
47856: 02/10/05: Peter Alfke: Re: DDS in PLD?
47865: 02/10/06: Jim Granville: Re: DDS in PLD?
47946: 02/10/08: Ulises Hernandez: Re: DDS in PLD?
47846: 02/10/05: Nahum Barnea: DCM outputs skew question
47849: 02/10/05: John_H: Re: DCM outputs skew question
47852: 02/10/05: Hal Murray: Re: DCM outputs skew question
47858: 02/10/06: Tony M: Xilinx WebPack ISE 5.1.01i XC9500 Implement problems
47882: 02/10/07: Spam Hater: Re: Xilinx WebPack ISE 5.1.01i XC9500 Implement problems
47908: 02/10/07: Petter Gustad: Re: Xilinx WebPack ISE 5.1.01i XC9500 Implement problems
47918: 02/10/07: rickman: Re: Xilinx WebPack ISE 5.1.01i XC9500 Implement problems
47932: 02/10/08: Tony M: Re: Xilinx WebPack ISE 5.1.01i XC9500 Implement problems
47859: 02/10/05: Casey: FIFO Simulation problem
47902: 02/10/07: Muthu: Re: FIFO Simulation problem
47905: 02/10/07: Casey: Re: FIFO Simulation problem
48572: 02/10/21: Phil Connor: Re: FIFO Simulation problem
47868: 02/10/06: valentin tihomirov: LPT voltage level and Xilinx CPLD programming?
47872: 02/10/06: valentin tihomirov: Re: LPT voltage level and Xilinx CPLD programming?
47900: 02/10/07: Kolja Sulimma: Re: LPT voltage level and Xilinx CPLD programming?
47904: 02/10/07: valentin tihomirov: Re: LPT voltage level and Xilinx CPLD programming?
47966: 02/10/08: Kolja Sulimma: Re: LPT voltage level and Xilinx CPLD programming?
47942: 02/10/08: Rick Filipkiewicz: Re: LPT voltage level and Xilinx CPLD programming?
47972: 02/10/08: Kolja Sulimma: Re: LPT voltage level and Xilinx CPLD programming?
47976: 02/10/09: Tim: Re: LPT voltage level and Xilinx CPLD programming?
47995: 02/10/09: Rick Filipkiewicz: Re: LPT voltage level and Xilinx CPLD programming?
47880: 02/10/06: Prashant: Hold time violation during simulation
47881: 02/10/07: xtalca: .13 micron - what does it indicate
47898: 02/10/07: Kai Harrekilde-Petersen: Re: .13 micron - what does it indicate
47912: 02/10/07: Kolja Sulimma: Re: .13 micron - what does it indicate
47919: 02/10/07: Jay: Re: .13 micron - what does it indicate
47923: 02/10/07: MR: Re: .13 micron - what does it indicate
47925: 02/10/07: Peter Alfke: Re: .13 micron - what does it indicate
47933: 02/10/07: Muthu: Re: .13 micron - what does it indicate
48175: 02/10/12: Mike: Re: .13 micron - what does it indicate
47885: 02/10/07: Muthu: writing STAMP file for Synplify Synthesis
47894: 02/10/07: Utku Ozcan: Re: writing STAMP file for Synplify Synthesis
47888: 02/10/07: Sudip Saha: lpm library for altera devices...
47903: 02/10/07: Rene Tschaggelar: Re: lpm library for altera devices...
47889: 02/10/07: valentin tihomirov: Oscillator for CPLD (xc9536)?
47895: 02/10/07: itsme: Xilinx ISE does not use Resgisters in IOB
47896: 02/10/07: Tobias Stumber: Re: Xilinx ISE does not use Resgisters in IOB
47897: 02/10/07: itsme: Re: Xilinx ISE does not use Resgisters in IOB
47915: 02/10/07: rickman: Re: Xilinx ISE does not use Resgisters in IOB
47943: 02/10/08: Rick Filipkiewicz: Re: Xilinx ISE does not use Resgisters in IOB
47899: 02/10/07: itsme: Xilinx XST VHDL Compiler does not pack Registers in IOB
47916: 02/10/07: rickman: Re: Xilinx XST VHDL Compiler does not pack Registers in IOB
47927: 02/10/07: Kevin Brace: Re: Xilinx XST VHDL Compiler does not pack Registers in IOB
47967: 02/10/08: Kevin Brace: Re: Xilinx XST VHDL Compiler does not pack Registers in IOB
47983: 02/10/09: Stan: Re: Xilinx XST VHDL Compiler does not pack Registers in IOB
47901: 02/10/07: Muthu: STAMP Model for Coregen Outputs
47939: 02/10/08: Utku Ozcan: Re: STAMP Model for Coregen Outputs
47914: 02/10/07: J.Curtis: String Matching Developments on FPGA's
47917: 02/10/07: Nicholas C. Weaver: Re: String Matching Developments on FPGA's
47920: 02/10/07: Steve Casselman: Re: String Matching Developments on FPGA's
47922: 02/10/07: Pete Fraser: Xilinx Parallel Cable III with port replicator?
47937: 02/10/08: Kostas Siozios: Academic FPGA Cad Tools
47938: 02/10/08: Uwe Bonnes: Re: Academic FPGA Cad Tools
47940: 02/10/08: Utku Ozcan: Re: Academic FPGA Cad Tools
47952: 02/10/08: Nicholas C. Weaver: Re: Academic FPGA Cad Tools
47944: 02/10/08: Rene Tschaggelar: pll jitter
47945: 02/10/08: Dmitri Katchalov: Pin-locking in submodules
47947: 02/10/08: Jens Niemann: Booting a FPGA via USB
47948: 02/10/08: Holger Veit: Re: Booting a FPGA via USB
47971: 02/10/08: Jon Schneider: Re: Booting a FPGA via USB
47977: 02/10/09: Tony M: Re: Booting a FPGA via USB
47997: 02/10/09: Symon: Re: Booting a FPGA via USB
48008: 02/10/09: FermiLab: Re: Booting a FPGA via USB
48016: 02/10/09: Chris Harthan: Re: Booting a FPGA via USB
48018: 02/10/09: Jens Niemann: Re: Booting a FPGA via USB
48023: 02/10/09: Johann Glaser: Re: Booting a FPGA via USB
48049: 02/10/10: Ulf Samuelsson: Re: Booting a FPGA via USB
48057: 02/10/10: Chris Harthan: Re: Booting a FPGA via USB
48079: 02/10/10: rickman: Re: Booting a FPGA via USB
47949: 02/10/08: Nico Toender: Cosimulation of VHDL and Verilog Files in ISE?
47953: 02/10/08: Spam Hater: Re: Cosimulation of VHDL and Verilog Files in ISE?
48001: 02/10/09: Ulises Hernandez: Re: Cosimulation of VHDL and Verilog Files in ISE?
47955: 02/10/08: John: Setting initial flipflop values?
47956: 02/10/08: S P: shared clock routing resource virtex 2 - adjacent IOB
47973: 02/10/08: Bret Wade: Re: shared clock routing resource virtex 2 - adjacent IOB
47959: 02/10/08: Bob W: Why can Xilinx sw be as good as Altera's sw?
47960: 02/10/08: Ken Mac: Re: Why can Xilinx sw be as good as Altera's sw?
47987: 02/10/09: Bob W: Re: Why can Xilinx sw be as good as Altera's sw?
47961: 02/10/08: Mike R.: Re: Why can Xilinx sw be as good as Altera's sw?
47965: 02/10/08: Goran Bilski: Re: Why can Xilinx sw be as good as Altera's sw?
47998: 02/10/09: Petter Gustad: Re: Why can Xilinx sw be as good as Altera's sw?
48004: 02/10/09: <hamish@cloud.net.au>: Re: Why can Xilinx sw be as good as Altera's sw?
48012: 02/10/09: Ray Andraka: Re: Why can Xilinx sw be as good as Altera's sw?
48150: 02/10/12: <hamish@cloud.net.au>: Re: Why can Xilinx sw be as good as Altera's sw?
48153: 02/10/12: Ray Andraka: Re: Why can Xilinx sw be as good as Altera's sw?
48158: 02/10/12: Tim: Re: Why can Xilinx sw be as good as Altera's sw?
48159: 02/10/12: Ray Andraka: Re: Why can Xilinx sw be as good as Altera's sw?
48024: 02/10/09: Uwe Bonnes: Re: Why can Xilinx sw be as good as Altera's sw?
48151: 02/10/12: <hamish@cloud.net.au>: Re: Why can Xilinx sw be as good as Altera's sw?
48201: 02/10/14: rickman: Re: Why can Xilinx sw be as good as Altera's sw?
48208: 02/10/14: Allan Herriman: Re: Why can Xilinx sw be as good as Altera's sw?
47963: 02/10/08: Speedy Zero Two: Re: Why can Xilinx sw be as good as Altera's sw?
47964: 02/10/08: Rene Tschaggelar: Re: Why can Xilinx sw be as good as Altera's sw?
47985: 02/10/09: Bob W: Re: Why can Xilinx sw be as good as Altera's sw?
47968: 02/10/08: rickman: Re: Why can Xilinx sw be as good as Altera's sw?
47982: 02/10/09: Bob W: Re: Why can Xilinx sw be as good as Altera's sw?
48006: 02/10/09: Ray Andraka: Re: Why can Xilinx sw be as good as Altera's sw?
47974: 02/10/08: Kevin Brace: Re: Why can't Altera sw be as good as Xilinx's sw?
47979: 02/10/09: Bob W: Re: Why can't Altera sw be as good as Xilinx's sw?
47996: 02/10/09: Thomas Kurth: Re: Why can't Altera sw be as good as Xilinx's sw?
48100: 02/10/10: Kevin Brace: Re: Why can't Altera sw be as good as Xilinx's sw?
47999: 02/10/09: Petter Gustad: Re: Why can't Altera sw be as good as Xilinx's sw?
48002: 02/10/09: Russell: Re: Why can't Altera sw be as good as Xilinx's sw?
48007: 02/10/09: Petter Gustad: Re: Why can't Altera sw be as good as Xilinx's sw?
48010: 02/10/10: Russell: Re: Why can't Altera sw be as good as Xilinx's sw?
48021: 02/10/09: Petter Gustad: Re: Why can't Altera sw be as good as Xilinx's sw?
48054: 02/10/10: Petter Gustad: Re: Why can't Altera sw be as good as Xilinx's sw?
48117: 02/10/11: Petter Gustad: Re: Why can't Altera sw be as good as Xilinx's sw?
48014: 02/10/10: Russell: Re: Why can't Altera sw be as good as Xilinx's sw?
48022: 02/10/09: Petter Gustad: Re: Why can't Altera sw be as good as Xilinx's sw?
48029: 02/10/10: Russell: Re: Why can't Altera sw be as good as Xilinx's sw?
48042: 02/10/10: Petter Gustad: Re: Why can't Altera sw be as good as Xilinx's sw?
48041: 02/10/10: Russell: Re: Why can't Altera sw be as good as Xilinx's sw?
48046: 02/10/10: Petter Gustad: Re: Why can't Altera sw be as good as Xilinx's sw?
48028: 02/10/10: ds: Re: Why can't Altera sw be as good as Xilinx's sw?
48047: 02/10/10: Petter Gustad: Re: Why can't Altera sw be as good as Xilinx's sw?
48141: 02/10/11: Ben Twijnstra: Re: Why can't Altera sw be as good as Xilinx's sw?
48178: 02/10/12: Petter Gustad: Re: Why can't Altera sw be as good as Xilinx's sw?
48052: 02/10/10: Colin Marquardt: Re: Why can't Altera sw be as good as Xilinx's sw?
47975: 02/10/09: Tim: Re: Why can Xilinx sw be as good as Altera's sw?
47986: 02/10/09: Bob W: Re: Why can Xilinx sw be as good as Altera's sw?
48062: 02/10/10: Marc Randolph: Re: Why can Xilinx sw be as good as Altera's sw?
47981: 02/10/09: Bob W: Re: Why can Xilinx sw be as good as Altera's sw?
48013: 02/10/09: Marlboro: Re: Why can Xilinx sw be as good as Altera's sw?
48005: 02/10/09: valentin tihomirov: Re: Why can Xilinx sw be as good as Altera's sw?
48009: 02/10/09: Tim: Re: Why can Xilinx sw be as good as Altera's sw?
48027: 02/10/10: MikeJ: Re: Why can Xilinx sw be as good as Altera's sw?
48030: 02/10/10: Russell: Re: Why can Xilinx sw be as good as Altera's sw?
48032: 02/10/10: Ray Andraka: Re: Why can Xilinx sw be as good as Altera's sw?
48035: 02/10/10: Russell: Re: Why can Xilinx sw be as good as Altera's sw?
48036: 02/10/10: Ray Andraka: Re: Why can Xilinx sw be as good as Altera's sw?
48037: 02/10/10: Ray Andraka: Re: Why can Xilinx sw be as good as Altera's sw?
48039: 02/10/10: Russell: Re: Why can Xilinx sw be as good as Altera's sw?
48043: 02/10/10: rickman: Re: Why can Xilinx sw be as good as Altera's sw?
48050: 02/10/10: Russell: Re: Why can Xilinx sw be as good as Altera's sw?
48076: 02/10/10: rickman: Re: Why can Xilinx sw be as good as Altera's sw?
48082: 02/10/11: Neil Franklin: Re: Why can Xilinx sw be as good as Altera's sw?
48084: 02/10/10: Larry Doolittle: Re: Why can Xilinx sw be as good as Altera's sw?
48094: 02/10/11: Steve Casselman: Re: Why can Xilinx sw be as good as Altera's sw?
48099: 02/10/10: rickman: Re: Why can Xilinx sw be as good as Altera's sw?
48104: 02/10/11: Hal Murray: Re: Why can Xilinx sw be as good as Altera's sw?
48124: 02/10/11: Nicholas C. Weaver: Re: Why can Xilinx sw be as good as Altera's sw?
48161: 02/10/12: Neil Franklin: Re: Why can Xilinx sw be as good as Altera's sw?
48096: 02/10/10: rickman: Re: Why can Xilinx sw be as good as Altera's sw?
48098: 02/10/11: Russell: Re: Why can Xilinx sw be as good as Altera's sw?
48199: 02/10/14: rickman: Re: Why can Xilinx sw be as good as Altera's sw?
48204: 02/10/14: Russell: Re: Why can Xilinx sw be as good as Altera's sw?
48215: 02/10/14: Ray Andraka: Re: Why can Xilinx sw be as good as Altera's sw?
48231: 02/10/14: rickman: Re: Why can Xilinx sw be as good as Altera's sw?
48248: 02/10/15: Russell: Re: Why can Xilinx sw be as good as Altera's sw?
48163: 02/10/12: Neil Franklin: Re: Why can Xilinx sw be as good as Altera's sw?
48169: 02/10/12: Ray Andraka: Re: Why can Xilinx sw be as good as Altera's sw?
48202: 02/10/14: rickman: Re: Why can Xilinx sw be as good as Altera's sw?
48203: 02/10/14: Russell: Re: Why can Xilinx sw be as good as Altera's sw?
48230: 02/10/14: rickman: Re: Why can Xilinx sw be as good as Altera's sw?
48249: 02/10/15: Russell: Re: Why can Xilinx sw be as good as Altera's sw?
48221: 02/10/14: Nicholas C. Weaver: Re: Why can Xilinx sw be as good as Altera's sw?
48235: 02/10/14: Neil Franklin: Re: Why can Xilinx sw be as good as Altera's sw?
48357: 02/10/16: rickman: Re: Why can Xilinx sw be as good as Altera's sw?
48232: 02/10/14: Neil Franklin: Re: Why can Xilinx sw be as good as Altera's sw?
48236: 02/10/14: Nicholas C. Weaver: Re: Why can Xilinx sw be as good as Altera's sw?
48237: 02/10/15: Jim Granville: Re: Why can Xilinx sw be as good as Altera's sw?
48245: 02/10/15: Neil Franklin: Re: Why can Xilinx sw be as good as Altera's sw?
48359: 02/10/16: rickman: Re: Why can Xilinx sw be as good as Altera's sw?
48377: 02/10/16: Ray Andraka: Re: Why can Xilinx sw be as good as Altera's sw?
48358: 02/10/16: rickman: Re: Why can Xilinx sw be as good as Altera's sw?
48353: 02/10/16: rickman: Re: Why can Xilinx sw be as good as Altera's sw?
48371: 02/10/16: Neil Franklin: Re: Why can Xilinx sw be as good as Altera's sw?
48385: 02/10/16: Nicholas C. Weaver: Re: Why can Xilinx sw be as good as Altera's sw?
48401: 02/10/17: rickman: Re: Why can Xilinx sw be as good as Altera's sw?
48449: 02/10/17: Neil Franklin: Re: Why can Xilinx sw be as good as Altera's sw?
48459: 02/10/17: rickman: Re: Why can Xilinx sw be as good as Altera's sw?
48164: 02/10/12: Nicholas C. Weaver: Open Source and other issues.... (was Re: Why can Xilinx sw be as good as Altera's sw?)
48172: 02/10/12: Steve Casselman: Re: Open Source and other issues.... (was Re: Why can Xilinx sw be as good as Altera's sw?)
48173: 02/10/12: Ray Andraka: Re: Open Source and other issues.... (was Re: Why can Xilinx sw be as
48174: 02/10/12: Ray Andraka: Re: Open Source and other issues.... (was Re: Why can Xilinx sw be as
48190: 02/10/13: Neil Franklin: Re: Open Source and other issues.... (was Re: Why can Xilinx sw be as good as Altera's sw?)
48192: 02/10/13: Nicholas C. Weaver: Re: Open Source and other issues.... (was Re: Why can Xilinx sw be as good as Altera's sw?)
48194: 02/10/14: Neil Franklin: Re: Open Source and other issues.... (was Re: Why can Xilinx sw be as good as Altera's sw?)
48206: 02/10/14: Russell: Re: Open Source and other issues.... (was Re: Why can Xilinx sw be as
48228: 02/10/14: Neil Franklin: Re: Open Source and other issues.... (was Re: Why can Xilinx sw be as good as Altera's sw?)
48234: 02/10/14: Nicholas C. Weaver: Re: Open Source and other issues.... (was Re: Why can Xilinx sw be as good as Altera's sw?)
48241: 02/10/14: Steve Casselman: Re: Open Source and other issues.... (was Re: Why can Xilinx sw be as good as Altera's sw?)
48244: 02/10/14: Ray Andraka: Re: Open Source and other issues.... (was Re: Why can Xilinx sw be as
48256: 02/10/15: <hamish@cloud.net.au>: Re: Open Source and other issues.... (was Re: Why can Xilinx sw be as good as Altera's sw?)
48263: 02/10/15: Ray Andraka: Re: Open Source and other issues.... (was Re: Why can Xilinx sw be as
48243: 02/10/15: Neil Franklin: Re: Open Source and other issues.... (was Re: Why can Xilinx sw be as good as Altera's sw?)
48246: 02/10/15: Nicholas C. Weaver: Re: Open Source and other issues.... (was Re: Why can Xilinx sw be as good as Altera's sw?)
48285: 02/10/15: Neil Franklin: Re: Open Source and other issues.... (was Re: Why can Xilinx sw be as good as Altera's sw?)
48287: 02/10/15: Nicholas C. Weaver: Re: Open Source and other issues.... (was Re: Why can Xilinx sw be as good as Altera's sw?)
48311: 02/10/16: Neil Franklin: Re: Open Source and other issues.... (was Re: Why can Xilinx sw be as good as Altera's sw?)
48313: 02/10/15: Nicholas C. Weaver: Re: Open Source and other issues.... (was Re: Why can Xilinx sw be as good as Altera's sw?)
48315: 02/10/16: Ray Andraka: Re: Open Source and other issues.... (was Re: Why can Xilinx sw be as
48532: 02/10/19: <hamish@cloud.net.au>: Re: Open Source and other issues.... (was Re: Why can Xilinx sw be as good as Altera's sw?)
48332: 02/10/16: Holger Veit: Re: Open Source and other issues.... (was Re: Why can Xilinx sw be as good as Altera's sw?)
48253: 02/10/15: Hal Murray: Re: Open Source and other issues.... (was Re: Why can Xilinx sw be as good as Altera's sw?)
48045: 02/10/10: Jim Granville: Re: Why can Xilinx sw be as good as Altera's sw?
48038: 02/10/10: Russell: Re: Why can Xilinx sw be as good as Altera's sw?
48053: 02/10/10: Ray Andraka: Re: Why can Xilinx sw be as good as Altera's sw?
48055: 02/10/10: Ray Andraka: Re: Why can Xilinx sw be as good as Altera's sw?
48063: 02/10/10: Bret Wade: Re: Why can Xilinx sw be as good as Altera's sw?
48069: 02/10/10: Ray Andraka: Re: Why can Xilinx sw be as good as Altera's sw?
48065: 02/10/10: Falk Brunner: Re: Why can Xilinx sw be as good as Altera's sw?
48070: 02/10/10: Ray Andraka: Re: Why can Xilinx sw be as good as Altera's sw?
48075: 02/10/10: Falk Brunner: Re: Why can Xilinx sw be as good as Altera's sw?
48092: 02/10/11: Ray Andraka: Re: Why can Xilinx sw be as good as Altera's sw?
48087: 02/10/10: s2: Re: Why can Xilinx sw be as good as Altera's sw?
48080: 02/10/10: rickman: Re: Why can Xilinx sw be as good as Altera's sw?
48064: 02/10/10: Falk Brunner: Re: Why can Xilinx sw be as good as Altera's sw?
48074: 02/10/10: Mike Treseler: Re: Why can Xilinx sw be as good as Altera's sw?
48077: 02/10/10: Falk Brunner: Re: Why can Xilinx sw be as good as Altera's sw?
48081: 02/10/10: Petter Gustad: Re: Why can Xilinx sw be as good as Altera's sw?
48085: 02/10/10: lass: Re: Why can Xilinx sw be as good as Altera's sw?
48089: 02/10/11: Jim Granville: Re: Why can Xilinx sw be as good as Altera's sw?
48093: 02/10/11: Ray Andraka: Re: Why can Xilinx sw be as good as Altera's sw?
48097: 02/10/10: rickman: Re: Why can Xilinx sw be as good as Altera's sw?
48109: 02/10/11: Hal Murray: Re: Why can Xilinx sw be as good as Altera's sw?
48112: 02/10/11: Petter Gustad: Re: Why can Xilinx sw be as good as Altera's sw?
48118: 02/10/11: Ray Andraka: Re: Why can Xilinx sw be as good as Altera's sw?
48251: 02/10/15: Hal Murray: Re: Why can Xilinx sw be as good as Altera's sw?
48264: 02/10/15: Ray Andraka: Re: Why can Xilinx sw be as good as Altera's sw?
47962: 02/10/08: C.W. THomas: HELP !!! IOB wire or errors in ise ver 5.01i
47969: 02/10/08: Kevin Brace: Has anyone noticed that messages posted through Mailgate.org aren't reaching this newsgroup?
47970: 02/10/08: Speedy Zero Two: Re: Has anyone noticed that messages posted through Mailgate.org aren't reaching this newsgroup?
48101: 02/10/10: Kevin Brace: Re: Has anyone noticed that messages posted through Mailgate.org aren't
48207: 02/10/14: Russell: Re: Has anyone noticed that messages posted through Mailgate.org aren't
47978: 02/10/09: Karl: Parallel bus interface to a SmartMedia card.
48017: 02/10/09: Steen Larsen: Re: Parallel bus interface to a SmartMedia card.
48025: 02/10/10: Xu Qijun: Re: Parallel bus interface to a SmartMedia card.
47980: 02/10/08: Clyde R. Shappee: Simple Counters in Xilinx Spartan II
47984: 02/10/08: Clyde R. Shappee: Re: Simple Counters in Xilinx Spartan II
47988: 02/10/09: Nicholas C. Weaver: Re: Simple Counters in Xilinx Spartan II
47991: 02/10/09: Ulises Hernandez: Re: Simple Counters in Xilinx Spartan II
47994: 02/10/09: Colin Marquardt: Re: Simple Counters in Xilinx Spartan II
48011: 02/10/09: Ken McElvain: Re: Simple Counters in Xilinx Spartan II
48015: 02/10/09: Mike Treseler: Re: Simple Counters in Xilinx Spartan II
47990: 02/10/08: Peter de Vries: extreme cell usage minimization req.
47993: 02/10/09: Rudolf Usselmann: Re: extreme cell usage minimization req.
48107: 02/10/10: Jay: Re: extreme cell usage minimization req.
47992: 02/10/09: geeko: ebooks
48000: 02/10/09: skillwood: Gate array & standard cell based design.
48003: 02/10/09: Kiran V Bulusu: Re: Gate array & standard cell based design.
48106: 02/10/10: Jay: Re: Gate array & standard cell based design.
48110: 02/10/11: Spam Hater: Re: Gate array & standard cell based design.
48026: 02/10/10: MikeJ: fpgaarcade update
48044: 02/10/10: Kevin Neilson: Re: fpgaarcade update
48066: 02/10/10: Falk Brunner: Re: fpgaarcade update
48072: 02/10/10: MikeJ: Re: fpgaarcade update
48078: 02/10/10: Falk Brunner: Re: fpgaarcade update
48088: 02/10/11: MikeJ: Re: fpgaarcade update
48031: 02/10/09: Warren Postma: Intel ARM 'XScale' cores as IP blocks that can be synthesized into an FPGA/ASIC?
48034: 02/10/10: Blackie Beard: Re: Intel ARM 'XScale' cores as IP blocks that can be synthesized into an FPGA/ASIC?
48040: 02/10/10: Nicholas C. Weaver: Re: Intel ARM 'XScale' cores as IP blocks that can be synthesized into an FPGA/ASIC?
48048: 02/10/10: Petter Gustad: Re: Intel ARM 'XScale' cores as IP blocks that can be synthesized into an FPGA/ASIC?
48120: 02/10/11: Christopher Cole: Re: Intel ARM 'XScale' cores as IP blocks that can be synthesized into an FPGA/ASIC?
48122: 02/10/11: Larry Doolittle: Re: Intel ARM 'XScale' cores as IP blocks that can be synthesized into an FPGA/ASIC?
48123: 02/10/11: s2: Re: Intel ARM 'XScale' cores as IP blocks that can be synthesized into an FPGA/ASIC?
48471: 02/10/17: Eric Smith: Re: Intel ARM 'XScale' cores as IP blocks that can be synthesized into an FPGA/ASIC?
48056: 02/10/10: Ken Mac: how do initialised signals really get set in Xilinx slices?
48058: 02/10/10: Ulises Hernandez: Re: how do initialised signals really get set in Xilinx slices?
48060: 02/10/10: Ken Mac: Re: how do initialised signals really get set in Xilinx slices?
48067: 02/10/10: Falk Brunner: Re: how do initialised signals really get set in Xilinx slices?
48113: 02/10/11: Ken Mac: Re: how do initialised signals really get set in Xilinx slices?
48068: 02/10/10: Barry Brown: Re: how do initialised signals really get set in Xilinx slices?
48108: 02/10/11: Allan Herriman: Re: how do initialised signals really get set in Xilinx slices?
48152: 02/10/12: <hamish@cloud.net.au>: Re: how do initialised signals really get set in Xilinx slices?
48059: 02/10/10: Martin Kellermann: Re: how do initialised signals really get set in Xilinx slices?
48071: 02/10/10: Ray Andraka: Re: how do initialised signals really get set in Xilinx slices?
48114: 02/10/11: Ken Mac: Re: how do initialised signals really get set in Xilinx slices?
48130: 02/10/11: Ray Andraka: Re: how do initialised signals really get set in Xilinx slices?
48073: 02/10/10: Emile: XC2S150-5FG456C or XC2S150-5FG256C
48083: 02/10/10: Xanatos: Re: Sync Reset without clocks
48086: 02/10/10: Eric Williams: FPGA Design Engineer Needed
48090: 02/10/10: Xanatos: Sync Reset without clocks
48091: 02/10/10: Peter Alfke: Re: Sync Reset without clocks
48252: 02/10/15: Hal Murray: Re: Sync Reset without clocks
48273: 02/10/15: Peter Alfke: Re: Sync Reset without clocks
48095: 02/10/11: John_H: Re: Sync Reset without clocks
48156: 02/10/11: Jay: Re: Sync Reset without clocks
48160: 02/10/12: Ray Andraka: Re: Sync Reset without clocks
48165: 02/10/12: John_H: Re: Sync Reset without clocks
48267: 02/10/15: Nial Stewart: Re: Sync Reset without clocks
48272: 02/10/15: John_H: Re: Sync Reset without clocks
48102: 02/10/10: Dmitry Zarubin: Verilog vs VHDL discussion on comp.arch.verilog group
48103: 02/10/11: Blackie Beard: Re: Verilog vs VHDL discussion on comp.arch.verilog group
48116: 02/10/11: Martin Thompson: Re: Verilog vs VHDL discussion on comp.arch.verilog group
48181: 02/10/12: Will: Re: Verilog vs VHDL discussion on comp.arch.verilog group
48188: 02/10/13: Blackie Beard: Re: Verilog vs VHDL discussion on comp.arch.verilog group
48205: 02/10/14: Martin Thompson: Re: Verilog vs VHDL discussion on comp.arch.verilog group
48852: 02/10/25: Colin Paul Gloster: Re: Verilog vs VHDL discussion on comp.arch.verilog group
48200: 02/10/14: rickman: Re: Verilog vs VHDL discussion on comp.arch.verilog group
48115: 02/10/11: Arash Salarian: Re: Verilog vs VHDL discussion on comp.arch.verilog group
48125: 02/10/11: Blackie Beard: Re: Verilog vs VHDL discussion on comp.arch.verilog group
48105: 02/10/10: Muthu: How do i Know, which service pack i am using?
48111: 02/10/11: Ulises Hernandez: Re: How do i Know, which service pack i am using?
48119: 02/10/11: C.W. THomas: where can I find the FAQs for this news group???
48171: 02/10/12: Philip Freidin: Re: where can I find the FAQs for this news group???
48176: 02/10/12: Jan Pech: Re: where can I find the FAQs for this news group???
48177: 02/10/12: Steve Casselman: Re: where can I find the FAQs for this news group???
48182: 02/10/13: Jan Pech: Re: where can I find the FAQs for this news group???
48191: 02/10/13: Hal Murray: Re: where can I find the FAQs for this news group???
48196: 02/10/14: Muzaffer Kal: Re: where can I find the FAQs for this news group???
48121: 02/10/11: C.W. THomas: HELP !/ How to mark (find) signals in VHDL simulation.
48127: 02/10/11: Falk Brunner: Re: HELP !/ How to mark (find) signals in VHDL simulation.
48129: 02/10/11: Mike Treseler: Re: HELP !/ How to mark (find) signals in VHDL simulation.
48126: 02/10/11: epson: Simple PCI target core in XILINX Spartan2
48128: 02/10/11: epson: Re: Simple PCI target core in XILINX Spartan2
48132: 02/10/11: Kevin Brace: Re: Simple PCI target core in XILINX Spartan2
48142: 02/10/11: Speedy Zero Two: Re: Simple PCI target core in XILINX Spartan2
49817: 02/11/21: Kevin Brace: Re: Simple PCI target core in XILINX Spartan2
49867: 02/11/22: Speedy Zero Two: Re: Simple PCI target core in XILINX Spartan2
48179: 02/10/13: epson: Re: Simple PCI target core in XILINX Spartan2
48220: 02/10/14: Kevin Brace: Re: Simple PCI target core in XILINX Spartan2
48131: 02/10/11: Engineer: Quartus design question
48137: 02/10/11: Paul Baxter: Re: Quartus design question
48144: 02/10/12: Blackie Beard: Re: Quartus design question
48145: 02/10/11: Brian Guralnick: Re: Quartus design question
48146: 02/10/12: Blackie Beard: Re: Quartus design question
48147: 02/10/11: Brian Guralnick: Re: Quartus design question
48464: 02/10/17: Jay: Re: Quartus design question
48154: 02/10/12: Paul Campbell: Re: Quartus design question
48435: 02/10/17: Tina Falkenberg: Re: Quartus design question
48133: 02/10/11: Ed Browne, Precision Electronic Solutions: Active HDL
48135: 02/10/11: Ray Andraka: Re: Active HDL
48136: 02/10/11: Paul Baxter: Re: Active HDL
48138: 02/10/11: Mike Treseler: Re: Active HDL
48139: 02/10/11: Steve Casselman: Worlds lowest cost FPGA
48210: 02/10/14: Ulf Samuelsson: Re: Worlds lowest cost FPGA
48140: 02/10/11: C.W. THomas: How to keep components from being optimized out of VHDL
48149: 02/10/12: Spam Hater: Re: How to keep components from being optimized out of VHDL
48155: 02/10/11: Jay: Re: How to keep components from being optimized out of VHDL
48225: 02/10/14: C.W. THomas: Re: How to keep components from being optimized out of VHDL
48317: 02/10/15: Clyde R. Shappee: Re: How to keep components from being optimized out of VHDL
48148: 02/10/12: John: FS: ByteBlaster Cable for Altera FPGA
48157: 02/10/12: Rene Tschaggelar: programming the FPGA by a microcontroller
48166: 02/10/12: John_H: Re: programming the FPGA by a microcontroller
48170: 02/10/12: Steve Casselman: Re: programming the FPGA by a microcontroller
48193: 02/10/13: Rene Tschaggelar: Re: programming the FPGA by a microcontroller
48265: 02/10/15: Leon Heller: Re: programming the FPGA by a microcontroller
48162: 02/10/12: John Hsiu: FPGA breadboard with a SmartMedia Card to store the bit file.
48167: 02/10/12: John_H: Re: FPGA breadboard with a SmartMedia Card to store the bit file.
48168: 02/10/12: Nicholas C. Weaver: Re: FPGA breadboard with a SmartMedia Card to store the bit file.
48277: 02/10/15: Austin Franklin: Re: FPGA breadboard with a SmartMedia Card to store the bit file.
48286: 02/10/15: Falk Brunner: Re: FPGA breadboard with a SmartMedia Card to store the bit file.
48528: 02/10/19: Austin Franklin: Re: FPGA breadboard with a SmartMedia Card to store the bit file.
48529: 02/10/19: Jim Granville: Re: FPGA breadboard with a SmartMedia Card to store the bit file.
48534: 02/10/19: Austin Franklin: Re: FPGA breadboard with a SmartMedia Card to store the bit file.
48538: 02/10/19: Falk Brunner: Re: FPGA breadboard with a SmartMedia Card to store the bit file.
48180: 02/10/12: Duy K Do: Polisilicon ???
48183: 02/10/13: =?iso-8859-1?q?Asbj=F8rn?= Djupdal: hardmacro problem
48198: 02/10/14: Ray Andraka: Re: hardmacro problem
48211: 02/10/14: =?iso-8859-1?q?Asbj=F8rn?= Djupdal: Re: hardmacro problem
48214: 02/10/14: Ray Andraka: Re: hardmacro problem
48216: 02/10/14: =?iso-8859-1?q?Asbj=F8rn?= Djupdal: Re: hardmacro problem
48184: 02/10/13: Tim Lee: Xilinx VirtexII peripheral code.. can't open
48185: 02/10/13: David R Brooks: Notation for Xilinx *.UCF files
48187: 02/10/13: Falk Brunner: Re: Notation for Xilinx *.UCF files
48195: 02/10/14: David R Brooks: Re: Notation for Xilinx *.UCF files
48329: 02/10/16: Arnaud Dion: Re: Notation for Xilinx *.UCF files
48186: 02/10/13: Sudip Saha: lpm library in mentor platform
48189: 02/10/13: ds: Re: lpm library in mentor platform
48197: 02/10/14: Sanjay Patil: Clk Problem
48223: 02/10/14: Falk Brunner: Re: Clk Problem
48224: 02/10/14: S Embree: Re: Clk Problem
48415: 02/10/17: Sanjay Patil: Re: Clk Problem
48428: 02/10/17: Falk Brunner: Re: Clk Problem
48431: 02/10/17: Ryan Laity: Re: Clk Problem
48209: 02/10/14: Nacho: VHDL & OBUFE8
48229: 02/10/14: Ulises Hernandez: Re: VHDL & OBUFE8
48306: 02/10/15: Avanish: Re: VHDL & OBUFE8
48212: 02/10/14: Peter: A nice one-off project for a competent UK based FPGA designer :)
48226: 02/10/14: Peter Alfke: Re: A nice one-off project for a competent UK based FPGA designer :)
48247: 02/10/15: Stan: Re: A nice one-off project for a competent UK based FPGA designer :)
48255: 02/10/15: Peter: Re: A nice one-off project for a competent UK based FPGA designer :)
48328: 02/10/16: Hal Murray: Re: A nice one-off project for a competent UK based FPGA designer :)
48213: 02/10/14: Andreas Kugel: Xilinx MicroBlaze ZBT ionterface
48217: 02/10/14: Matthias Dyer: low power embedded FPGA
48254: 02/10/15: Dziadek: Re: low power embedded FPGA
48588: 02/10/21: Ulf Samuelsson: Re: low power embedded FPGA
48688: 02/10/22: Jay: Re: low power embedded FPGA
48690: 02/10/22: Nicholas C. Weaver: Re: low power embedded FPGA
48218: 02/10/14: Harry Seldon: Configuring a Xilinx device with JAM player
48219: 02/10/14: Noddy: Upgrading...
48240: 02/10/14: Ray Andraka: Re: Upgrading...
48266: 02/10/15: Noddy: Re: Upgrading...
48283: 02/10/15: Noddy: Re: Upgrading...
48326: 02/10/16: Ray Andraka: Re: Upgrading...
48331: 02/10/16: Rick Filipkiewicz: Re: Upgrading...
48222: 02/10/14: S Embree: Spartan II: CLKDLL
48227: 02/10/14: Peter Alfke: Re: Spartan II: CLKDLL
48308: 02/10/15: Avanish: Re: Spartan II: CLKDLL
48233: 02/10/14: Prashant: Operations / sec FPGA v/s DSP
48335: 02/10/16: Jon Beniston: Re: Operations / sec FPGA v/s DSP
48426: 02/10/17: Prashant: Re: Operations / sec FPGA v/s DSP
48242: 02/10/14: Ray Andraka: Re: comp.arch.fpga : Power consumption Benchmark
48239: 02/10/14: JackC: Power Cnsumption Benchmark
48316: 02/10/15: Seonil Choi: Re: Power Cnsumption Benchmark
48250: 02/10/14: emanuel stiebler: Xilinx microblaze vs. picoblaze
48270: 02/10/15: Falk Brunner: Re: Xilinx microblaze vs. picoblaze
48278: 02/10/15: emanuel stiebler: Re: Xilinx microblaze vs. picoblaze
48282: 02/10/15: Goran Bilski: Re: Xilinx microblaze vs. picoblaze
48290: 02/10/15: emanuel stiebler: Re: Xilinx microblaze vs. picoblaze
48291: 02/10/15: Nicholas C. Weaver: Re: Xilinx microblaze vs. picoblaze
48293: 02/10/15: Goran Bilski: Re: Xilinx microblaze vs. picoblaze
48297: 02/10/15: Nicholas C. Weaver: Re: Xilinx microblaze vs. picoblaze
48324: 02/10/16: Hal Murray: Re: Xilinx microblaze vs. picoblaze
48370: 02/10/16: rickman: Re: Xilinx microblaze vs. picoblaze
48390: 02/10/16: Hal Murray: Re: Xilinx microblaze vs. picoblaze
48325: 02/10/16: Hal Murray: Re: Xilinx microblaze vs. picoblaze
48338: 02/10/16: Goran Bilski: Re: Xilinx microblaze vs. picoblaze
48342: 02/10/16: Nicholas C. Weaver: Re: Xilinx microblaze vs. picoblaze
48345: 02/10/16: Goran Bilski: Re: Xilinx microblaze vs. picoblaze
48348: 02/10/16: Nicholas C. Weaver: Re: Xilinx microblaze vs. picoblaze
48354: 02/10/16: Goran Bilski: Re: Xilinx microblaze vs. picoblaze
48367: 02/10/16: Hal Murray: Re: Xilinx microblaze vs. picoblaze
48408: 02/10/17: Rob Finch: Re: Xilinx microblaze vs. picoblaze
48372: 02/10/16: Ray Andraka: Re: Xilinx microblaze vs. picoblaze
48350: 02/10/16: Ray Andraka: Re: Xilinx microblaze vs. picoblaze
48352: 02/10/16: Goran Bilski: Re: Xilinx microblaze vs. picoblaze
48361: 02/10/16: Nicholas C. Weaver: Re: Xilinx microblaze vs. picoblaze
48364: 02/10/16: Goran Bilski: Re: Xilinx microblaze vs. picoblaze
48366: 02/10/16: Nicholas C. Weaver: Re: Xilinx microblaze vs. picoblaze
48375: 02/10/16: Ray Andraka: Re: Xilinx microblaze vs. picoblaze
48380: 02/10/16: Goran Bilski: Re: Xilinx microblaze vs. picoblaze
48386: 02/10/16: Ray Andraka: Re: Xilinx microblaze vs. picoblaze
48396: 02/10/17: Nicholas C. Weaver: Re: Xilinx microblaze vs. picoblaze
48374: 02/10/16: Ray Andraka: Re: Xilinx microblaze vs. picoblaze
48395: 02/10/17: Ken McElvain: Re: Xilinx microblaze vs. picoblaze
48397: 02/10/17: Nicholas C. Weaver: Re: Xilinx microblaze vs. picoblaze
48398: 02/10/16: Jan Gray: Re: Xilinx microblaze vs. picoblaze
48406: 02/10/17: Ray Andraka: Re: Xilinx microblaze vs. picoblaze
48465: 02/10/18: Hal Murray: Re: Xilinx microblaze vs. picoblaze
48467: 02/10/17: rickman: Re: Xilinx microblaze vs. picoblaze
48473: 02/10/18: Ray Andraka: Re: Xilinx microblaze vs. picoblaze
48481: 02/10/18: Hal Murray: Re: Xilinx microblaze vs. picoblaze
48513: 02/10/18: Jan Gray: Re: Xilinx microblaze vs. picoblaze
48417: 02/10/17: Edwin Naroska: Re: Xilinx microblaze vs. picoblaze
48373: 02/10/16: Ray Andraka: Re: Xilinx microblaze vs. picoblaze
48363: 02/10/16: Ken McElvain: Re: Xilinx microblaze vs. picoblaze
48376: 02/10/16: Ray Andraka: Re: Xilinx microblaze vs. picoblaze
48360: 02/10/17: Jim Granville: Re: Xilinx microblaze vs. picoblaze
48365: 02/10/16: Nicholas C. Weaver: Re: Xilinx microblaze vs. picoblaze
48368: 02/10/16: Hal Murray: Re: Xilinx microblaze vs. picoblaze
48378: 02/10/16: Goran Bilski: Re: Xilinx microblaze vs. picoblaze
48381: 02/10/16: Ray Andraka: Re: Xilinx microblaze vs. picoblaze
48403: 02/10/17: Hal Murray: Re: Xilinx microblaze vs. picoblaze
48405: 02/10/17: Nicholas C. Weaver: Re: Xilinx microblaze vs. picoblaze
48383: 02/10/16: Nicholas C. Weaver: Re: Xilinx microblaze vs. picoblaze
48388: 02/10/16: Jan Gray: Re: Xilinx microblaze vs. picoblaze
48389: 02/10/16: Goran Bilski: Re: Xilinx microblaze vs. picoblaze
48391: 02/10/17: Tim: Re: Xilinx microblaze vs. picoblaze
48393: 02/10/16: Goran Bilski: Re: Xilinx microblaze vs. picoblaze
48546: 02/10/20: Rick Filipkiewicz: Re: Xilinx microblaze vs. picoblaze
48891: 02/10/25: Jan Gray: Re: Xilinx microblaze vs. picoblaze
48298: 02/10/15: Rick Filipkiewicz: Re: Xilinx microblaze vs. picoblaze
48300: 02/10/15: Goran Bilski: Re: Xilinx microblaze vs. picoblaze
48307: 02/10/15: Ray Andraka: Re: Xilinx microblaze vs. picoblaze
48312: 02/10/15: Goran Bilski: Re: Xilinx microblaze vs. picoblaze
48314: 02/10/16: Ray Andraka: Re: Xilinx microblaze vs. picoblaze
48284: 02/10/15: Falk Brunner: Re: Xilinx microblaze vs. picoblaze
48274: 02/10/15: Symon: Re: Xilinx microblaze vs. picoblaze
48257: 02/10/15: Dongho: how to generate LUT for DA?
48261: 02/10/15: Ray Andraka: Re: how to generate LUT for DA?
48860: 02/10/25: Dongho: Re: how to generate LUT for DA?
48258: 02/10/15: Stefano M: GCK as normal IO ?
48260: 02/10/15: Allan Herriman: Re: GCK as normal IO ?
48269: 02/10/15: Falk Brunner: Re: GCK as normal IO ?
48271: 02/10/15: Stefano M: Re: GCK as normal IO ?
48323: 02/10/16: Allan Herriman: Re: GCK as normal IO ?
48259: 02/10/15: Leon Heller: DIY Xilinx Parallel Cable III
48303: 02/10/15: Kolja Sulimma: Re: DIY Xilinx Parallel Cable III
48322: 02/10/16: Tony Burch: Re: DIY Xilinx Parallel Cable III
48334: 02/10/16: Leon Heller: Re: DIY Xilinx Parallel Cable III
48419: 02/10/17: Russell: Re: DIY Xilinx Parallel Cable III
48420: 02/10/17: Leon Heller: Re: DIY Xilinx Parallel Cable III
48436: 02/10/17: Falk Brunner: Re: DIY Xilinx Parallel Cable III
48262: 02/10/15: josh forgione: AHDL Command Reference?
48280: 02/10/15: Jacky Renaux: Re: AHDL Command Reference?
48411: 02/10/17: Wolfgang Loewer: Re: AHDL Command Reference?
48437: 02/10/17: Gary Sugita: Re: AHDL Command Reference?
48268: 02/10/15: jakab tanko: Virtex2 5V tolerant I/O ??
48369: 02/10/16: Paul: Re: Virtex2 5V tolerant I/O ??
48547: 02/10/20: Rick Filipkiewicz: Re: Virtex2 5V tolerant I/O ??
48548: 02/10/20: Rick Filipkiewicz: Re: Virtex2 5V tolerant I/O ??
48556: 02/10/20: Eric Smith: Re: Virtex2 5V tolerant I/O ??
48557: 02/10/21: Rick Filipkiewicz: Re: Virtex2 5V tolerant I/O ??
48907: 02/10/26: Eric Smith: Re: Virtex2 5V tolerant I/O ??
48914: 02/10/26: Daniel Lang: Re: Virtex2 5V tolerant I/O ??
48867: 02/10/25: Pierre-Olivier Laprise: Re: Virtex2 5V tolerant I/O ??
48275: 02/10/15: Symon: VHDL v. Verilog, Xilinx v. Altera.
48281: 02/10/15: Tim: Re: VHDL v. Verilog, Xilinx v. Altera.
48292: 02/10/15: nospam: Re: VHDL v. Verilog, Xilinx v. Altera.
48294: 02/10/15: Tom Burgess: Re: VHDL v. Verilog, Xilinx v. Altera.
48299: 02/10/15: Mikeandmax: Re: VHDL v. Verilog, Xilinx v. Altera.
48943: 02/10/28: Mark Smith: Re: VHDL v. Verilog, Xilinx v. Altera.
48276: 02/10/15: Dave Nelson: PCI simulation model, available as open source
48347: 02/10/16: Ajeetha: Re: PCI simulation model, available as open source
48402: 02/10/16: Rudolf Usselmann: Re: PCI simulation model, available as open source
48439: 02/10/17: Spam Hater: Re: PCI simulation model, available as open source
48279: 02/10/15: emanuel stiebler: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48288: 02/10/15: Theron Hicks: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48330: 02/10/16: Martin Thompson: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48336: 02/10/16: Theron Hicks: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48414: 02/10/17: Martin Thompson: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48289: 02/10/15: Uwe Bonnes: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48295: 02/10/15: Austin Lesea: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48301: 02/10/15: Theron Hicks: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48302: 02/10/16: Jim Granville: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48304: 02/10/15: Nicholas C. Weaver: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48305: 02/10/15: Austin Lesea: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48310: 02/10/16: Tim: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48321: 02/10/15: Theron Hicks (Terry): Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48318: 02/10/15: Theron Hicks (Terry): Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48327: 02/10/16: Hal Murray: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48343: 02/10/16: Larry Doolittle: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48340: 02/10/17: Russell: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48349: 02/10/16: Ray Andraka: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48432: 02/10/17: Falk Brunner: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48296: 02/10/15: Theron Hicks: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48309: 02/10/15: John_H: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48319: 02/10/15: Theron Hicks (Terry): Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48320: 02/10/16: John_H: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48384: 02/10/16: Marc Randolph: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48387: 02/10/16: Austin Lesea: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48424: 02/10/17: Marc Randolph: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48425: 02/10/17: Ray Andraka: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48441: 02/10/17: Peter Alfke: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48447: 02/10/17: Ray Andraka: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48450: 02/10/17: Bob Perlman: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48451: 02/10/17: Peter Alfke: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48453: 02/10/17: Bob Perlman: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48455: 02/10/17: Peter Alfke: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48460: 02/10/18: Tim: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48461: 02/10/17: Peter Alfke: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48466: 02/10/18: Tim: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48434: 02/10/17: Austin Lesea: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48448: 02/10/17: Ray Andraka: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48362: 02/10/16: Marc Battyani: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48344: 02/10/16: Peter Wallace: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48346: 02/10/16: Falk Brunner: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48392: 02/10/16: Tullio Grassi: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48433: 02/10/17: Falk Brunner: Re: xilinx: VirtexII in a pqfp208 or pqfp240 ?
48333: 02/10/16: Heiko Kalte: I need your experience, very important for me
48438: 02/10/17: Spam Hater: Re: I need your experience, very important for me
48337: 02/10/16: Derek Wallace: SystemACE MPM: problems and poor performance of iMPACT software
48339: 02/10/16: Itsaso Zuazua: HELP about signal integrity, PLEASE!
48341: 02/10/16: Falk Brunner: Re: HELP about signal integrity, PLEASE!
48413: 02/10/17: Itsaso Zuazua: Re: HELP about signal integrity, PLEASE!
48458: 02/10/18: Ben Twijnstra: Re: HELP about signal integrity, PLEASE!
48351: 02/10/16: Stevenson: Delay elements using the schematic editor (Xilinx)
48355: 02/10/16: Kevin Neilson: Re: Delay elements using the schematic editor (Xilinx)
48356: 02/10/16: Peter Alfke: Re: Delay elements using the schematic editor (Xilinx)
48443: 02/10/17: Stevenson: Re: Delay elements using the schematic editor (Xilinx)
48592: 02/10/21: Jon Elson: Re: Delay elements using the schematic editor (Xilinx)
48379: 02/10/16: Rajeev: Standing on the shores of Stratix-land
48412: 02/10/17: Bert Wibble: Re: Standing on the shores of Stratix-land
48454: 02/10/17: rickman: Re: Standing on the shores of Stratix-land
48582: 02/10/21: Rajeev: Re: Standing on the shores of Stratix-land
48382: 02/10/16: Jym: unconnected nets in schematic editor of ISE 5.1
48394: 02/10/17: Jamie Morken: multiple clocks
48399: 02/10/17: Hal Murray: Re: multiple clocks
48404: 02/10/17: Bob: Re: multiple clocks
48407: 02/10/17: Paul: Re: multiple clocks
48430: 02/10/17: Peter Alfke: Re: multiple clocks
48440: 02/10/17: Barry Brown: Re: multiple clocks
48400: 02/10/17: Ray Andraka: Re: Hobbyist FPGA
48445: 02/10/17: Nicholas C. Weaver: Re: Hobbyist FPGA
48410: 02/10/17: Thorsten Trenz: Re: Hobbyist FPGA
48416: 02/10/17: JP Nicholls: Xilinx FPGA Tools cause Java problems in Internet Explorer
48418: 02/10/17: Petr P.: Extest problem
48421: 02/10/17: momo: How assingment of IOE by Quratus Ver2.1
48452: 02/10/17: Georg: Re: How assingment of IOE by Quratus Ver2.1
48456: 02/10/18: Ben Twijnstra: Re: How assingment of IOE by Quratus Ver2.1
48475: 02/10/18: Kevin Brace: Re: How assingment of IOE by Quratus Ver2.1
48422: 02/10/17: Leon Heller: Re: Hobbyist FPGA
48423: 02/10/17: Marek Jaskula: Digilab DIO1 rev.B
48427: 02/10/17: Jaime Andres Aranguren Cardona: Proveedor de Soluciones uC/FPGA/DSP - uC/FPGA/DSP Solutions Provider
48446: 02/10/17: Jerry Avins: Re: Proveedor de Soluciones uC/FPGA/DSP - uC/FPGA/DSP Solutions Provider
48457: 02/10/17: Jaime Andres Aranguren Cardona: Re: Proveedor de Soluciones uC/FPGA/DSP - uC/FPGA/DSP Solutions Provider
48429: 02/10/17: Falk Brunner: Re: Hobbyist FPGA
48444: 02/10/17: Nicholas C. Weaver: Re: Hobbyist FPGA
48463: 02/10/18: MikeJ: Re: Hobbyist FPGA
48501: 02/10/18: Falk Brunner: Re: Hobbyist FPGA
48541: 02/10/19: Falk Brunner: Re: Hobbyist FPGA
48601: 02/10/22: Tony Burch: Re: Hobbyist FPGA
48442: 02/10/18: Leon de Boer: ps/2 keyboard FSM code simplification....
48462: 02/10/18: MikeJ: Re: ps/2 keyboard FSM code simplification....
48543: 02/10/20: Rob Finch: Re: ps/2 keyboard FSM code simplification....
48468: 02/10/18: Jamie Morken: using the JTAG port for debugging
48469: 02/10/17: Meg: Size of configuration bitstream for xcv50 (xilinx)
48502: 02/10/18: Falk Brunner: Re: Size of configuration bitstream for xcv50 (xilinx)
48504: 02/10/18: Alan Nishioka: Re: Size of configuration bitstream for xcv50 (xilinx)
48506: 02/10/18: Larry Doolittle: Re: Size of configuration bitstream for xcv50 (xilinx)
48518: 02/10/18: Steve Casselman: Re: Size of configuration bitstream for xcv50 (xilinx)
48535: 02/10/19: Neil Franklin: Re: Size of configuration bitstream for xcv50 (xilinx)
48568: 02/10/21: Steve Casselman: Re: Size of configuration bitstream for xcv50 (xilinx)
48597: 02/10/21: Neil Franklin: Re: Size of configuration bitstream for xcv50 (xilinx)
48470: 02/10/18: Brijesh: Locating IOBs with shared routing resources in VirtexII.
48474: 02/10/18: Phil Hays: Re: Locating IOBs with shared routing resources in VirtexII.
48478: 02/10/18: Bob: Re: Locating IOBs with shared routing resources in VirtexII.
48495: 02/10/18: Phil Hays: Re: Locating IOBs with shared routing resources in VirtexII.
48498: 02/10/18: admin: Re: Locating IOBs with shared routing resources in VirtexII.
48499: 02/10/18: admin: Re: Locating IOBs with shared routing resources in VirtexII.
48472: 02/10/17: Kyle Guichard: HELP please! creating FPGA for first time
48479: 02/10/18: Spam Hater: Re: HELP please! creating FPGA for first time
48492: 02/10/18: Alan Raphael: Re: HELP please! creating FPGA for first time
48500: 02/10/18: Al Williams: Re: HELP please! creating FPGA for first time
48480: 02/10/18: Karl: How to read files in a CompactFlash?
48487: 02/10/18: Rene Tschaggelar: Re: How to read files in a CompactFlash?
48635: 02/10/22: Holm M.: Re: How to read files in a CompactFlash?
48482: 02/10/18: Aki Suihkonen: Complete control of carry chains on Altera's Mercury/Stratix
48483: 02/10/18: Tim Nicolson: log calculation
48484: 02/10/18: Tim Nicolson: Re: log calculation
48485: 02/10/18: Tim Nicolson: Re: log calculation
48486: 02/10/18: Tim Nicolson: Re: log calculation
48490: 02/10/18: Ray Andraka: Re: log calculation
48494: 02/10/18: mathedman: Re: log calculation
48488: 02/10/18: Michael Nicklas: Cyclic Redundancy Check generator
48489: 02/10/18: Ulises Hernandez: Re: Cyclic Redundancy Check generator
48491: 02/10/18: Ulises Hernandez: Re: Cyclic Redundancy Check generator
48503: 02/10/18: Hal Murray: Re: Cyclic Redundancy Check generator
48505: 02/10/18: Nicholas C. Weaver: Re: Cyclic Redundancy Check generator
48681: 02/10/22: Petter Gustad: Re: Cyclic Redundancy Check generator
48641: 02/10/22: Michael Nicklas: Re: Cyclic Redundancy Check generator
48493: 02/10/18: Thomas Buerner: Webpack4.2
48508: 02/10/18: Uwe Bonnes: Re: Webpack4.2
48510: 02/10/18: Helmut Sennewald: Re: Webpack4.2
48531: 02/10/19: Uwe Bonnes: Re: Webpack4.2
48533: 02/10/19: Helmut Sennewald: Re: Webpack4.2
48521: 02/10/18: Larry McKeogh: Re: Webpack4.2
48570: 02/10/21: Thomas Buerner: Re: Webpack4.2
48496: 02/10/18: Michael Nicklas: Testbenches
48497: 02/10/18: Barry Brown: Re: Testbenches
48511: 02/10/18: Francisco Rodriguez: Floorplanner RPM. How to use it?
48512: 02/10/18: Ray Andraka: Re: Floorplanner RPM. How to use it?
48515: 02/10/18: Jan Gray: Re: Floorplanner RPM. How to use it?
48516: 02/10/18: Ray Andraka: Re: Floorplanner RPM. How to use it?
48524: 02/10/18: lass: Re: Floorplanner RPM. How to use it?
48550: 02/10/20: Russell: Re: Floorplanner RPM. How to use it?
48579: 02/10/21: Ray Andraka: Re: Floorplanner RPM. How to use it?
48520: 02/10/18: Ken McElvain: Re: Floorplanner RPM. How to use it?
48522: 02/10/18: Jan Gray: Re: Floorplanner RPM. How to use it?
48523: 02/10/19: Ken McElvain: Re: Floorplanner RPM. How to use it?
48527: 02/10/19: Ray Andraka: Re: Floorplanner RPM. How to use it?
48537: 02/10/19: Ken McElvain: Re: Floorplanner RPM. How to use it?
48540: 02/10/19: Allan Herriman: Re: Floorplanner RPM. How to use it?
48549: 02/10/20: Rick Filipkiewicz: Re: Floorplanner RPM. How to use it?
48561: 02/10/21: Allan Herriman: Re: Floorplanner RPM. How to use it?
48571: 02/10/21: Allan Herriman: Re: Floorplanner RPM. How to use it?
48577: 02/10/21: Ray Andraka: Re: Floorplanner RPM. How to use it?
48633: 02/10/22: Hal Murray: Re: Floorplanner RPM. How to use it?
48644: 02/10/22: <hamish@cloud.net.au>: Re: Floorplanner RPM. How to use it?
48645: 02/10/22: Ray Andraka: Re: Floorplanner RPM. How to use it?
48643: 02/10/22: <hamish@cloud.net.au>: Re: Floorplanner RPM. How to use it?
48615: 02/10/22: Ken McElvain: Re: Floorplanner RPM. How to use it?
48628: 02/10/22: Allan Herriman: Re: Floorplanner RPM. How to use it?
48575: 02/10/21: Francisco Rodriguez: Re: Floorplanner RPM. How to use it?
48576: 02/10/21: Russell: Re: Floorplanner RPM. How to use it?
48578: 02/10/21: Ray Andraka: Re: Floorplanner RPM. How to use it?
48587: 02/10/21: Ken McElvain: Re: Floorplanner RPM. How to use it?
48514: 02/10/18: hao xing: Read xilinx cpld usercode.
48542: 02/10/20: valentin tihomirov: Re: Read xilinx cpld usercode.
48517: 02/10/18: Steve Casselman: Number of Fpga posts vs dsp..
48525: 02/10/19: Ray Andraka: Re: Number of Fpga posts vs dsp..
48530: 02/10/19: Rene Tschaggelar: Re: Number of Fpga posts vs dsp..
48555: 02/10/20: John Larkin: Re: Number of Fpga posts vs dsp..
48519: 02/10/18: admin: Job opening for FPGA design engineer
48536: 02/10/19: =?ISO-8859-1?Q?Alex_K=FChn?=: altera lpm_divide megafunction
48539: 02/10/19: Falk Brunner: Re: altera lpm_divide megafunction
48544: 02/10/20: valentin tihomirov: distributed decoder
48545: 02/10/20: Klemen: problems with Insight 2S100 demo board
48553: 02/10/20: Falk Brunner: Re: problems with Insight 2S100 demo board
48596: 02/10/21: Klemen: Re: problems with Insight 2S100 demo board
48551: 02/10/20: dave garnett: ASIC/CPLD Tradeoff
48586: 02/10/21: Ulf Samuelsson: Re: ASIC/CPLD Tradeoff
48558: 02/10/20: Rob Finch: 6502 core available
48560: 02/10/21: Jim Granville: Re: 6502 core available
48567: 02/10/21: Rob Finch: Re: 6502 core available
48600: 02/10/21: Speedy Zero Two: Re: 6502 core available
48603: 02/10/21: Theron Hicks: Re: 6502 core available
48611: 02/10/22: MikeJ: Re: 6502 core available
48618: 02/10/21: Rob Finch: Re: 6502 core available
48651: 02/10/22: David Betz: Re: 6502 core available
48636: 02/10/22: Gregory C. Read: Re: 6502 core available
48632: 02/10/22: Hal Murray: Re: 6502 core available
48686: 02/10/22: Kolja Sulimma: Re: 6502 core available
48693: 02/10/22: Theron Hicks: Re: 6502 core available
48695: 02/10/22: Peter Alfke: Re: 6502 core available
48559: 02/10/20: Kiyoshi Takagi: modelsim and linux help
48566: 02/10/21: Johann Glaser: Re: modelsim and linux help
48562: 02/10/21: Calvin Klein: Ms-DOS formatting in an CompactFlash card?
48565: 02/10/21: Muzaffer Kal: Re: Ms-DOS formatting in an CompactFlash card?
48607: 02/10/22: John Williams: Re: Ms-DOS formatting in an CompactFlash card?
48612: 02/10/22: Tim: Re: Ms-DOS formatting in an CompactFlash card?
48617: 02/10/22: John Williams: Re: Ms-DOS formatting in an CompactFlash card?
48619: 02/10/22: Calvin Klein: Re: Ms-DOS formatting in an CompactFlash card?
48630: 02/10/22: John Williams: Re: Ms-DOS formatting in an CompactFlash card?
48694: 02/10/23: Tim: Re: Ms-DOS formatting in an CompactFlash card?
48620: 02/10/22: Calvin Klein: Re: Ms-DOS formatting in an CompactFlash card?
48631: 02/10/22: John Williams: Re: Ms-DOS formatting in an CompactFlash card?
48676: 02/10/22: Lorenzo Lutti: Re: Ms-DOS formatting in an CompactFlash card?
48564: 02/10/20: Murali K Warier: Webpack download problem
48580: 02/10/21: Leon Heller: Re: Webpack download problem
48583: 02/10/21: Erwin Rol: Re: Webpack download problem
48621: 02/10/21: Murali K Warier: Re: Webpack download problem
48627: 02/10/22: Rob Finch: Re: Webpack download problem
48569: 02/10/21: Sven T: Transferring Design from XILINX --> ALTERA
48585: 02/10/21: Jay: Re: Transferring Design from XILINX --> ALTERA
48650: 02/10/22: Rajeev: Re: Transferring Design from XILINX --> ALTERA
48573: 02/10/21: Noddy: Device support
48589: 02/10/21: Steve Casselman: Re: Device support
48598: 02/10/21: Noddy: Re: Device support
48574: 02/10/21: Noddy: ISE vs. Foundation
48594: 02/10/21: Kamal: Re: ISE vs. Foundation
48599: 02/10/21: Noddy: Re: ISE vs. Foundation
48624: 02/10/22: Spam Hater: Re: ISE vs. Foundation
48748: 02/10/23: eda_dude: Re: ISE vs. Foundation
48769: 02/10/24: Spam Hater: Re: ISE vs. Foundation
48581: 02/10/21: <Mancini =?iso-8859-1?q?St=E9phane=22?= <stephane.mancini@inpg.fr>>: Nios and quartus linux version
48634: 02/10/22: Alan Fitch: Re: Nios and quartus linux version
48655: 02/10/22: <Mancini =?iso-8859-1?q?St=E9phane=22?= <stephane.mancini@inpg.fr>>: Re: Nios and quartus linux version
48722: 02/10/23: Prager Roman: Re: Nios and quartus linux version
48590: 02/10/21: Sudip Saha: mif /hex files for lpm models
48637: 02/10/22: Wolfgang Loewer: Re: mif /hex files for lpm models
48649: 02/10/22: Uncle Noah: Re: mif /hex files for lpm models
48699: 02/10/23: ds: Re: mif /hex files for lpm models
48591: 02/10/21: Kolja Sulimma: Using MXE II starter as a restricted user
48593: 02/10/21: Martin Muggli: Re: Using MXE II starter as a restricted user
48684: 02/10/22: Kolja Sulimma: Re: Using MXE II starter as a restricted user
48653: 02/10/22: Francisco Rodriguez: Re: Using MXE II starter as a restricted user
48595: 02/10/22: Ralph Mason: Newbie Questions - Jan Gray XSOC
48604: 02/10/21: John_H: Re: Newbie Questions - Jan Gray XSOC
48685: 02/10/23: Ralph Mason: Re: Newbie Questions - Jan Gray XSOC
48691: 02/10/22: John_H: Re: Newbie Questions - Jan Gray XSOC
48608: 02/10/21: Ray Andraka: Re: Newbie Questions - Jan Gray XSOC
48610: 02/10/21: Jan Gray: Re: Newbie Questions - Jan Gray XSOC
48613: 02/10/22: Ray Andraka: Re: Newbie Questions - Jan Gray XSOC
48658: 02/10/22: Goran Bilski: Re: Newbie Questions - Jan Gray XSOC
48661: 02/10/22: Ray Andraka: Re: Newbie Questions - Jan Gray XSOC
48697: 02/10/23: Ray Andraka: Re: Newbie Questions - Jan Gray XSOC
48614: 02/10/22: Ralph Mason: Re: Newbie Questions - Jan Gray XSOC
48638: 02/10/22: Rick Filipkiewicz: Re: Newbie Questions - Jan Gray XSOC
48646: 02/10/22: Ray Andraka: Re: Newbie Questions - Jan Gray XSOC
48602: 02/10/21: Javier Garcia: Buy Small quantities
48605: 02/10/21: Leon Heller: Re: Buy Small quantities
48606: 02/10/21: jerry: Re: Buy Small quantities
48609: 02/10/21: Uwe Bonnes: Re: Buy Small quantities
48626: 02/10/21: Jay: Re: Buy Small quantities
48616: 02/10/22: Mauro Pintus: FPGA XC4005E
48629: 02/10/22: Ulises Hernandez: Re: FPGA XC4005E
48679: 02/10/22: Marc Baker: Re: FPGA XC4005E
48698: 02/10/22: Will: Re: FPGA XC4005E
48757: 02/10/23: Seth: Re: FPGA XC4005E
48761: 02/10/24: Mauro Pintus: Re: FPGA XC4005E
48763: 02/10/24: Ken McElvain: Re: FPGA XC4005E
48802: 02/10/24: Seth: Re: FPGA XC4005E
48908: 02/10/26: Eric Smith: Re: FPGA XC4005E
48916: 02/10/26: Peter Alfke: Re: FPGA XC4005E
49108: 02/10/31: Eric Smith: Re: FPGA XC4005E
48770: 02/10/24: Ray Andraka: Re: FPGA XC4005E
48622: 02/10/22: Peng Cong: Beginner question
48625: 02/10/22: Calvin Klein: Re: Beginner question
48640: 02/10/22: Rick Filipkiewicz: Re: Beginner question
48639: 02/10/22: Albert Ross: Decoupling BF957 Virtex II package
48664: 02/10/22: John_H: Re: Decoupling BF957 Virtex II package
48700: 02/10/22: Wang Xiao-yun: Re: Decoupling BF957 Virtex II package
48642: 02/10/22: Ralph Mason: Webpac Simulation
48678: 02/10/22: Speedy Zero Two: Re: Webpac Simulation
48680: 02/10/23: Ralph Mason: Re: Webpac Simulation
48683: 02/10/23: Ralph Mason: Re: Webpac Simulation
48647: 02/10/22: M Pedley: High Performance FPGA's - Xilinx and ??????
48648: 02/10/22: Ray Andraka: Re: High Performance FPGA's - Xilinx and ??????
48689: 02/10/22: Xanatos: Re: High Performance FPGA's - Xilinx and ??????
48706: 02/10/23: Brian Guralnick: Re: High Performance FPGA's - Xilinx and ??????
48713: 02/10/23: M Pedley: Re: High Performance FPGA's - Xilinx and ??????
48715: 02/10/23: <hamish@cloud.net.au>: Re: High Performance FPGA's - Xilinx and ??????
48734: 02/10/23: Patrick Loschmidt: Re: High Performance FPGA's - Xilinx and ??????
48750: 02/10/23: Ken McElvain: Re: High Performance FPGA's - Xilinx and ??????
48776: 02/10/24: Patrick Loschmidt: Re: High Performance FPGA's - Xilinx and ??????
48718: 02/10/23: Brian Guralnick: Re: High Performance FPGA's - Xilinx and ??????
48952: 02/10/28: Srinivas: Re: High Performance FPGA's - Xilinx and ??????
48960: 02/10/28: Brian Guralnick: Re: High Performance FPGA's - Xilinx and ??????
48966: 02/10/28: Allan Herriman: Re: High Performance FPGA's - Xilinx and ??????
48719: 02/10/23: Brian Guralnick: Re: High Performance FPGA's - Xilinx and ??????
48945: 02/10/27: Zhou Chang: Re: High Performance FPGA's - Xilinx and ??????
48946: 02/10/28: Nicholas C. Weaver: Re: High Performance FPGA's - Xilinx and ??????
48956: 02/10/28: Allan Herriman: Re: High Performance FPGA's - Xilinx and ??????
48969: 02/10/28: Fredrik: Re: High Performance FPGA's - Xilinx and ??????
48990: 02/10/28: Zhou Chang: Re: High Performance FPGA's - Xilinx and ??????
49172: 02/11/04: Emil Blaschek: Re: High Performance FPGA's - Xilinx and ??????
48652: 02/10/22: Leon de Boer: slow slew rate signal...
48654: 02/10/22: Ansgar Bambynek: Re: slow slew rate signal...
48729: 02/10/24: Leon de Boer: Re: slow slew rate signal...
48749: 02/10/24: Jim Granville: Re: slow slew rate signal...
48656: 02/10/22: Theron Hicks: Re: slow slew rate signal...
48730: 02/10/24: Leon de Boer: Re: slow slew rate signal...
48657: 02/10/22: Austin Lesea: Re: slow slew rate signal...
48731: 02/10/24: Leon de Boer: Re: slow slew rate signal...
48659: 02/10/22: Mike Treseler: Re: slow slew rate signal...
48732: 02/10/24: Leon de Boer: Re: slow slew rate signal...
48660: 02/10/22: Peter Alfke: Re: slow slew rate signal...
48667: 02/10/22: Falk Brunner: Re: slow slew rate signal...
48717: 02/10/23: Brian Drummond: Re: slow slew rate signal...
48735: 02/10/24: Leon de Boer: Re: slow slew rate signal...
48739: 02/10/23: Peter Alfke: Re: slow slew rate signal...
48733: 02/10/24: Leon de Boer: Re: slow slew rate signal...
48738: 02/10/23: Peter Alfke: Re: slow slew rate signal...
48673: 02/10/23: Jim Granville: Re: slow slew rate signal...
48677: 02/10/22: Lorenzo Lutti: Re: slow slew rate signal...
48726: 02/10/23: Falk Brunner: Re: slow slew rate signal...
48724: 02/10/23: Phil Connor: Re: slow slew rate signal...
48778: 02/10/24: Phil Connor: Re: slow slew rate signal...
48897: 02/10/26: Martin Schoeberl: Re: slow slew rate signal...
48662: 02/10/22: Brannon King: CLK question for the VHDL daddy
48666: 02/10/22: Falk Brunner: Re: CLK question for the VHDL daddy
48669: 02/10/22: Brannon King: Re: CLK question for the VHDL daddy
48665: 02/10/22: ben cohen: New brochure: KAP books on SOC and Design Reuse
48668: 02/10/22: Nicholas C. Weaver: Silly Virtex 2 Pro question...
48716: 02/10/23: Marc Randolph: Re: Silly Virtex 2 Pro question...
48777: 02/10/24: Dali: Re: Silly Virtex 2 Pro question...
48780: 02/10/24: Hal Murray: Re: Silly Virtex 2 Pro question...
48786: 02/10/24: Austin Lesea: Re: Silly Virtex 2 Pro question...
48791: 02/10/24: Ray Andraka: Re: Silly Virtex 2 Pro question...
48797: 02/10/24: Austin Lesea: Re: Silly Virtex 2 Pro question...
48808: 02/10/24: Ray Andraka: Re: Silly Virtex 2 Pro question...
48809: 02/10/24: Uwe Bonnes: Re: Silly Virtex 2 Pro question...
48812: 02/10/24: Austin Lesea: Re: Silly Virtex 2 Pro question...
48813: 02/10/24: Ray Andraka: Re: Silly Virtex 2 Pro question...
48818: 02/10/24: Austin Lesea: Re: Silly Virtex 2 Pro question...
48795: 02/10/24: Nicholas C. Weaver: Re: Silly Virtex 2 Pro question...
48810: 02/10/24: Dali: Re: Silly Virtex 2 Pro question...
48787: 02/10/24: Steve Casselman: Re: Silly Virtex 2 Pro question...
48792: 02/10/24: Austin Lesea: Re: Silly Virtex 2 Pro question...
48670: 02/10/22: Javier Garcia: Buy fpga
48682: 02/10/22: S. Ramirez: Re: Buy fpga
48671: 02/10/22: James Wang: Altera FPGA and EPLD Download ByteBlaster
48675: 02/10/22: Rene Tschaggelar: Re: Altera FPGA and EPLD Download ByteBlaster
48705: 02/10/22: hamilton: Re: Altera FPGA and EPLD Download ByteBlaster
48746: 02/10/23: Jay: Re: Altera FPGA and EPLD Download ByteBlaster
48767: 02/10/24: scd: Re: Altera FPGA and EPLD Download ByteBlaster
48773: 02/10/24: Silvio Lauckner: Re: Altera FPGA and EPLD Download ByteBlaster
48793: 02/10/24: scd: Re: Altera FPGA and EPLD Download ByteBlaster
48904: 02/10/26: James Wang: Re: Altera FPGA and EPLD Download ByteBlaster
48672: 02/10/22: Jamie Morken: clock divider
48674: 02/10/22: Peter Alfke: Re: clock divider
48687: 02/10/22: Jamie Morken: Re: clock divider
48692: 02/10/22: Peter Alfke: Re: clock divider
48751: 02/10/23: Jay: Re: clock divider
48754: 02/10/23: Peter Alfke: Re: clock divider
48762: 02/10/24: Ray Andraka: Re: clock divider
48696: 02/10/22: Arthur: Re: clock divider
48701: 02/10/23: Reala: LCD driver implement with FPGA
48702: 02/10/23: Jim Granville: Re: LCD driver implement with FPGA
48703: 02/10/23: Ray Andraka: Re: LCD driver implement with FPGA
48707: 02/10/23: Blackie Beard: Re: LCD driver implement with FPGA
48710: 02/10/23: Allan Herriman: Re: LCD driver implement with FPGA
48712: 02/10/23: Noddy: Re: LCD driver implement with FPGA
48774: 02/10/24: Allan Herriman: Re: LCD driver implement with FPGA
48744: 02/10/23: Blackie Beard: Re: LCD driver implement with FPGA
48711: 02/10/23: Reala: Re: LCD driver implement with FPGA
48714: 02/10/23: Allan Herriman: Re: LCD driver implement with FPGA
48745: 02/10/23: Blackie Beard: Re: LCD driver implement with FPGA
48766: 02/10/24: Reala: Re: LCD driver implement with FPGA
48740: 02/10/23: Raymond Gaita: Re: LCD driver implement with FPGA
48704: 02/10/23: Sanjay Patil: Serial PROM Configuration
48743: 02/10/23: Jay: Re: Serial PROM Configuration
48814: 02/10/24: Petter Gustad: Re: Serial PROM Configuration
48708: 02/10/23: eda_dude: Verilog simulation performance on dual-CPU Linux?
48709: 02/10/23: geeko: Flash Programmer
48720: 02/10/23: a: data sheets for tda5247ht
48721: 02/10/23: Jerzy: ngdbuild - command line in xilinx' ISE tools
48728: 02/10/23: Ulises Hernandez: Re: ngdbuild - command line in xilinx' ISE tools
48775: 02/10/24: Jerzy: Re: ngdbuild - command line in xilinx' ISE tools
48784: 02/10/24: Ulises Hernandez: Re: ngdbuild - command line in xilinx' ISE tools
48723: 02/10/23: DRENGER GABI: PCI ARBITER
48747: 02/10/23: Blackie Beard: Re: PCI ARBITER
49014: 02/10/29: Austin Franklin: Re: PCI ARBITER
48725: 02/10/23: Joe Frese: How full is too full?
48727: 02/10/23: Austin Lesea: Re: How full is too full?
48741: 02/10/23: Nicholas C. Weaver: Re: How full is too full?
48765: 02/10/23: jason: Re: How full is too full?
48736: 02/10/23: Jan Gray: Re: More Newbie Questions - What teaching resources
48737: 02/10/23: Scott Thibault: ANN: Embedded processor for Tcl language
48742: 02/10/23: Nicholas C. Weaver: Re: More Newbie Questions - What teaching resources
48752: 02/10/23: John: How do I measure power consumption?
48753: 02/10/24: Jim Granville: Re: How do I measure power consumption?
49916: 02/11/25: Brendan Cullen: Re: How do I measure power consumption?
50262: 02/12/06: John: Re: How do I measure power consumption?
52654: 03/02/18: Brendan Cullen: Re: How do I measure power consumption?
49925: 02/11/26: Hal Murray: Re: How do I measure power consumption?
49931: 02/11/26: Jim Granville: Re: How do I measure power consumption?
48755: 02/10/23: I.S.Uzun: Xilinx 16 point FFT in schematics.
48756: 02/10/23: Theron Hicks: Re: Xilinx POS Power On Surge Current
48759: 02/10/24: MikeJ: Re: Xilinx POS Power On Surge Current
48760: 02/10/24: Tim: Re: Xilinx POS Power On Surge Current
48801: 02/10/24: MikeJ: Re: Xilinx POS Power On Surge Current
48804: 02/10/25: Jim Granville: Re: Xilinx POS Power On Surge Current
48811: 02/10/24: Austin Lesea: Re: Xilinx POS Power On Surge Current
48807: 02/10/24: Peter Alfke: Re: Xilinx POS Power On Surge Current
48819: 02/10/25: MikeJ: Re: Xilinx POS Power On Surge Current
48758: 02/10/23: Geoffrey Furman: Xilinx POS Power On Surge Current
48789: 02/10/24: Geoffrey Furman: Re: Xilinx POS Power On Surge Current
48928: 02/10/27: Tim: Re: Xilinx POS Power On Surge Current (... the Starbucks connection)
49015: 02/10/29: Falk Brunner: Re: Xilinx POS Power On Surge Current (... the Starbucks connection)
49016: 02/10/29: Geoffrey Furman: Re: Xilinx POS Power On Surge Current (... the Starbucks connection)
49374: 02/11/11: Jock: Re: Xilinx POS Power On Surge Current
48764: 02/10/24: Soul in Seoul: Who has some Lecture materialson I2C Bus?
48790: 02/10/24: Geoffrey Furman: Re: Who has some Lecture materialson I2C Bus?
48834: 02/10/25: Soul in Seoul: Re: Who has some Lecture materialson I2C Bus?
48824: 02/10/24: Rudolf Usselmann: Re: Who has some Lecture materialson I2C Bus?
48885: 02/10/25: Jay: Re: Who has some Lecture materialson I2C Bus?
48919: 02/10/26: Kris Vorwerk: Re: Who has some Lecture materialson I2C Bus?
48768: 02/10/24: hiro: LVDS standard
48771: 02/10/24: Bob: Re: LVDS standard
48794: 02/10/24: Tom Burgess: Re: LVDS standard
48826: 02/10/25: Bob: Re: LVDS standard
48822: 02/10/25: Brijesh: Re: LVDS standard
48827: 02/10/25: Bob: Re: LVDS standard
48842: 02/10/25: Hal Murray: Re: LVDS standard
48772: 02/10/24: John Williams: Microblaze
48788: 02/10/24: Goran Bilski: Re: Microblaze
48909: 02/10/26: Eric Smith: Re: Microblaze
49567: 02/11/15: John Linn: Re: Microblaze
49569: 02/11/15: Larry Doolittle: Re: Microblaze
48779: 02/10/24: Ron: Interface to SPI-3 (sys packet interface Level 3) in fpga
48781: 02/10/24: Ron: Interface to SPI-3 (sys packet interface Level 3) in fpga
48798: 02/10/24: Mike Treseler: Re: Interface to SPI-3 (sys packet interface Level 3) in fpga
48782: 02/10/24: ted: DLL and PLL in Xilinx and Altera
48849: 02/10/25: caliskan: Re: DLL and PLL in Xilinx and Altera
48884: 02/10/25: Jay: Re: DLL and PLL in Xilinx and Altera
48783: 02/10/24: Derek Wallace: VirtexII: using VCCO at 1.35 for CMOS type interface
48785: 02/10/24: stephen: Quartus LogicLock problem
48815: 02/10/24: Xanatos: Re: Quartus LogicLock problem
49037: 02/10/30: stephen: Re: Quartus LogicLock problem
49023: 02/10/29: Gary Sugita: Re: Quartus LogicLock problem
49035: 02/10/30: stephen: Re: Quartus LogicLock problem
49100: 02/10/31: Gary Sugita: Re: Quartus LogicLock problem
48796: 02/10/24: M Schreiber: Pin locking Virtex 2 FPGA
48799: 02/10/24: Theron Hicks: Re: Pin locking Virtex 2 FPGA
48803: 02/10/24: MikeJ: Re: Pin locking Virtex 2 FPGA
48817: 02/10/24: Ray Andraka: Re: Pin locking Virtex 2 FPGA
48816: 02/10/24: Ray Andraka: Re: Pin locking Virtex 2 FPGA
48820: 02/10/25: Tim: Re: Pin locking Virtex 2 FPGA
48821: 02/10/25: MikeJ: Re: Pin locking Virtex 2 FPGA
48828: 02/10/25: Joseph H Allen: Re: Pin locking Virtex 2 FPGA
48853: 02/10/25: Ray Andraka: Re: Pin locking Virtex 2 FPGA
48800: 02/10/24: Mike Treseler: Re: Pin locking Virtex 2 FPGA
48823: 02/10/25: Brijesh: Re: Pin locking Virtex 2 FPGA
48825: 02/10/25: Joseph H Allen: Re: Pin locking Virtex 2 FPGA
48977: 02/10/28: Kate Kelley: Re: Pin locking Virtex 2 FPGA
48805: 02/10/24: FPGA admirer: GlobalReset hogging routing resources
48886: 02/10/25: Jay: Re: GlobalReset hogging routing resources
48959: 02/10/28: fpga admirer: Re: GlobalReset hogging routing resources
49045: 02/10/30: Jay: Re: GlobalReset hogging routing resources
49047: 02/10/30: Ken McElvain: Re: GlobalReset hogging routing resources
49052: 02/10/30: Ray Andraka: Re: GlobalReset hogging routing resources
48806: 02/10/24: ae: Equivalent clock logic?
48829: 02/10/25: zhengyu: C to verilog
48836: 02/10/25: glen herrmannsfeldt: Re: C to verilog
48848: 02/10/25: Alan Fitch: Re: C to verilog
48920: 02/10/26: Kris Vorwerk: Re: C to verilog
48830: 02/10/25: scd: maxplus2 on WinXP
48832: 02/10/25: Marcin E. Hamerla: Re: maxplus2 on WinXP
48831: 02/10/24: sean da: Please recommend a FPGA chip!
48837: 02/10/25: Allan Herriman: Re: Please recommend a FPGA chip!
48863: 02/10/25: sean da: Re: Please recommend a FPGA chip!
48864: 02/10/25: Falk Brunner: Re: Please recommend a FPGA chip!
48854: 02/10/25: Ray Andraka: Re: Please recommend a FPGA chip!
48855: 02/10/25: Rajeev: Re: Please recommend a FPGA chip!
48856: 02/10/25: Bill Turnip: Re: Please recommend a FPGA chip!
48881: 02/10/25: Jerry D. Harthcock: Re: Please recommend a FPGA chip!
48912: 02/10/26: sean da: Re: Please recommend a FPGA chip!
48833: 02/10/25: Soul in Seoul: comp.cad.synthesis.
48835: 02/10/25: Roberto Waltman: Re: Xilinx FPGA troubles
48839: 02/10/25: Giuseppeł: Re: Xilinx FPGA troubles
48862: 02/10/25: Alan Nishioka: Re: Xilinx FPGA troubles
48838: 02/10/25: Rain One: PCI burst reads w/ Spartan
48843: 02/10/25: Hal Murray: Re: PCI burst reads w/ Spartan
48847: 02/10/25: Steven Derrien: Re: PCI burst reads w/ Spartan
48876: 02/10/25: Austin Franklin: Re: PCI burst reads w/ Spartan
48878: 02/10/25: Joseph H Allen: Re: PCI burst reads w/ Spartan
48840: 02/10/25: Noddy: Just some newbie ISE questions...
48865: 02/10/25: Falk Brunner: Re: Just some newbie ISE questions...
48870: 02/10/25: Noddy: Re: Just some newbie ISE questions...
48872: 02/10/25: Ray Andraka: Re: Just some newbie ISE questions...
48874: 02/10/25: Theron Hicks: Re: Just some newbie ISE questions...
48893: 02/10/25: yusuke: Re: Just some newbie ISE questions...
48950: 02/10/28: Noddy: Re: Just some newbie ISE questions...
48875: 02/10/25: Theron Hicks: Re: Just some newbie ISE questions...
48898: 02/10/26: Falk Brunner: Re: Just some newbie ISE questions...
48887: 02/10/25: Al Williams: Re: Just some newbie ISE questions...
48841: 02/10/25: Michael Hosemann: FPGA board recommendation
48844: 02/10/25: Paul Baxter: Re: FPGA board recommendation
49040: 02/10/30: Justin Cowling: Re: FPGA board recommendation
48845: 02/10/25: Mike Rosing: Re: Virtex2 Prototyping Board
48846: 02/10/25: Michael Nicklas: Xilinx ISE 4.2i Student edition on Windows XP
48851: 02/10/25: glostec2: Re: Xilinx ISE 4.2i Student edition on Windows XP
48996: 02/10/29: Colin Paul Gloster: Re: Xilinx ISE 4.2i Student edition on Windows XP
48965: 02/10/28: dlittle: Re: Xilinx ISE 4.2i Student edition on Windows XP
48999: 02/10/29: Colin Paul Gloster: Re: Xilinx ISE 4.2i Student edition on Windows XP
48850: 02/10/25: Frank: Xilinx Webpack 4.2WP3 Question
48857: 02/10/25: Rajeev: 3.3V Device Programmer Suggestions ?
48869: 02/10/25: Tom Burgess: Re: 3.3V Device Programmer Suggestions ?
48879: 02/10/25: Petter Gustad: Re: 3.3V Device Programmer Suggestions ?
48880: 02/10/25: Petter Gustad: Re: 3.3V Device Programmer Suggestions ?
48971: 02/10/28: Rajeev: Re: 3.3V Device Programmer Suggestions ?
48986: 02/10/28: Petter Gustad: Re: 3.3V Device Programmer Suggestions ?
49046: 02/10/30: Rajeev: Re: 3.3V Device Programmer Suggestions ?
49069: 02/10/31: Petter Gustad: Re: 3.3V Device Programmer Suggestions ?
48858: 02/10/25: Tony M: What speed grade do I have?
48871: 02/10/25: ae: Re: What speed grade do I have?
48873: 02/10/25: Peter Alfke: Re: What speed grade do I have?
48877: 02/10/25: Tony M: Re: What speed grade do I have?
48882: 02/10/25: Ryan Laity: Re: What speed grade do I have?
48903: 02/10/26: Tony M: Re: What speed grade do I have?
48859: 02/10/25: Brannon King: DCM and CLK on Virtex2 PCIX controller
48866: 02/10/25: Falk Brunner: Re: DCM and CLK on Virtex2 PCIX controller
48868: 02/10/25: Brannon King: Re: DCM and CLK on Virtex2 PCIX controller
48982: 02/10/28: Brannon King: Re: DCM and CLK on Virtex2 PCIX controller
48861: 02/10/25: scd: 6809 FPGA
48910: 02/10/26: Eric Smith: Re: 6809 FPGA
48883: 02/10/26: Ralph Mason: #1's in verilog
48888: 02/10/26: Kevin Neilson: Re: #1's in verilog
48895: 02/10/26: Petter Gustad: Re: #1's in verilog
48936: 02/10/27: Jay: Re: #1's in verilog
48889: 02/10/25: yusuke: cpld I/O modes
48890: 02/10/25: Mark Ng: Re: cpld I/O modes
48924: 02/10/26: yusuke: Re: cpld I/O modes
48900: 02/10/26: Falk Brunner: Re: cpld I/O modes
48923: 02/10/27: Jim Granville: Re: cpld I/O modes
48947: 02/10/28: Ralf A. Eckhardt: Re: cpld I/O modes
48892: 02/10/25: Mike Rosing: Re: Concepts: What is "Clock Edge"?
49089: 02/10/31: Peter Alfke: Re: Concepts: What is "Clock Edge"?
49097: 02/11/01: Jim Granville: Re: Concepts: What is "Clock Edge"?
49102: 02/10/31: Peter Alfke: Re: Concepts: What is "Clock Edge"?
49104: 02/11/01: Jim Granville: Re: Concepts: What is "Clock Edge"?
49113: 02/11/01: glen herrmannsfeldt: Re: Concepts: What is "Clock Edge"?
49149: 02/11/02: z: Re: Concepts: What is "Clock Edge"?
48894: 02/10/26: scd: Crystal oscillator question
48896: 02/10/26: Martin Schoeberl: Re: Crystal oscillator question
48899: 02/10/26: Falk Brunner: Re: Crystal oscillator question
48905: 02/10/26: scd: Re: Crystal oscillator question
48915: 02/10/26: Peter Alfke: Re: Crystal oscillator question
48901: 02/10/26: Miad Faezipour: A PCI Data Aqcuisition Card Design
48902: 02/10/26: Falk Brunner: Re: A PCI Data Aqcuisition Card Design
48918: 02/10/26: Jeff Cunningham: Re: A PCI Data Aqcuisition Card Design
48927: 02/10/27: Jan Pech: Re: A PCI Data Aqcuisition Card Design
48931: 02/10/27: Austin Franklin: Re: A PCI Data Aqcuisition Card Design
48937: 02/10/27: Jan Pech: Re: A PCI Data Aqcuisition Card Design
48906: 02/10/26: James Wang: Altera ByteBlaster
48911: 02/10/26: Klemen: for what do you use fpga's
48913: 02/10/27: Rene Tschaggelar: Re: for what do you use fpga's
48917: 02/10/26: Peter Alfke: Re: for what do you use fpga's
48962: 02/10/28: Ray Andraka: Re: for what do you use fpga's
48921: 02/10/27: Ralph Mason: Couple of Questions
48922: 02/10/26: James Wang: Announce: FPGA Demo Board
48925: 02/10/27: Falk Brunner: Re: Announce: FPGA Demo Board
48926: 02/10/27: Falk Brunner: Re: Announce: FPGA Demo Board
48929: 02/10/27: Uwe Bonnes: How to interpret Xilinx synthesis report
48930: 02/10/27: Falk Brunner: Re: How to interpret Xilinx synthesis report
48934: 02/10/27: Uwe Bonnes: Re: How to interpret Xilinx synthesis report
48938: 02/10/27: Falk Brunner: Re: How to interpret Xilinx synthesis report
48944: 02/10/27: Kevin Brace: Re: How to interpret Xilinx synthesis report
48932: 02/10/27: Bill Turnip: Xilinx FPGA <> CPLD implementation "mis-match"
48933: 02/10/27: Spam Hater: Re: Xilinx FPGA <> CPLD implementation "mis-match"
48972: 02/10/28: Bill Turnip: Re: Xilinx FPGA <> CPLD implementation "mis-match"
49006: 02/10/29: Bill Turnip: Re: Xilinx FPGA <> CPLD implementation "mis-match"
49017: 02/10/29: Spam Hater: Re: Xilinx FPGA <> CPLD implementation "mis-match"
49021: 02/10/29: Georgi Beloev: Re: Xilinx FPGA <> CPLD implementation "mis-match"
49116: 02/11/01: Bill Turnip: Re: Xilinx FPGA <> CPLD implementation "mis-match"
49118: 02/11/01: Bill Turnip: Re: Xilinx FPGA <> CPLD implementation "mis-match"
48935: 02/10/27: Kiran Puttegowda: Hard macro
49246: 02/11/06: Jeff: Re: Hard macro
48939: 02/10/27: ableton: Communication question : looking for a simple schematic to implement a Biphase mark encoder ?
48940: 02/10/27: ableton: Communication question : looking for a simple schematic to implement a Biphase mark encoder ?
48941: 02/10/27: ableton: Communication question : looking for a simple schematic to implement a Biphase mark encoder ?
48942: 02/10/27: Dave Nelson: Open source PCI simulation model available
48948: 02/10/28: Soul in Seoul: Porting from Xilinx to Altera?
48949: 02/10/28: Soul in Seoul: Re: Porting from Xilinx to Altera?
48955: 02/10/28: Rene Tschaggelar: Re: Porting from Xilinx to Altera?
48958: 02/10/28: Marcin E. Hamerla: Re: Porting from Xilinx to Altera?
48970: 02/10/28: Fredrik: Re: Porting from Xilinx to Altera?
48987: 02/10/28: Rene Tschaggelar: Re: Porting from Xilinx to Altera?
48989: 02/10/29: Karl de Boois: Re: Porting from Xilinx to Altera?
49013: 02/10/29: Rene Tschaggelar: Re: Porting from Xilinx to Altera?
49026: 02/10/29: Fredrik: Re: Porting from Xilinx to Altera?
49032: 02/10/30: Karl: Re: Porting from Xilinx to Altera?
49033: 02/10/30: Rene Tschaggelar: Re: Porting from Xilinx to Altera?
48951: 02/10/28: Noddy: Phased clocks...
48963: 02/10/28: Ray Andraka: Re: Phased clocks...
48967: 02/10/28: Noddy: Re: Phased clocks...
48981: 02/10/28: Ray Andraka: Re: Phased clocks...
48992: 02/10/29: Noddy: Re: Phased clocks...
48994: 02/10/29: Noddy: Re: Phased clocks...
49002: 02/10/29: Noddy: Re: Phased clocks...
48953: 02/10/28: Nico Fleurinck: power on of the XC2V2000 xilinx FPGA
48954: 02/10/28: ableton: Communication question : looking for a simple schematic to implement a Biphase mark encoder ?
48957: 02/10/28: Simon: assigning TIG to a net in VHDL source (Xilinx)
48964: 02/10/28: Allan Herriman: Re: assigning TIG to a net in VHDL source (Xilinx)
48968: 02/10/28: Simon: Re: assigning TIG to a net in VHDL source (Xilinx)
48974: 02/10/28: Allan Herriman: Re: assigning TIG to a net in VHDL source (Xilinx)
48976: 02/10/28: Simon: Re: assigning TIG to a net in VHDL source (Xilinx)
48961: 02/10/28: Michael Van Oostende: Linux driver support for Spartan II
49048: 02/10/30: Roger Larsson: Re: Linux driver support for Spartan II
48973: 02/10/28: Andy Mitchell: ERROR:Map:40 !!!
48975: 02/10/28: Bob: filters on fpgas
48980: 02/10/28: Ray Andraka: Re: filters on fpgas
49011: 02/10/29: Alan McKitterick: Re: filters on fpgas
49025: 02/10/30: Ralph Mason: Re: filters on fpgas
48978: 02/10/28: naluzzi filippo: programming flex10k
48979: 02/10/28: <Mancini =?iso-8859-1?q?St=E9phane=22?= <stephane.mancini@inpg.fr>>: Leonardo and lpm (Altera)
48983: 02/10/28: Mike Treseler: Re: Leonardo and lpm (Altera)
48984: 02/10/28: Prager Roman: Re: Leonardo and lpm (Altera)
48991: 02/10/28: Avanish: Re: Leonardo and lpm (Altera)
49018: 02/10/29: Avanish: Re: Leonardo and lpm (Altera)
49038: 02/10/30: stephen: Re: Leonardo and lpm (Altera)
48985: 02/10/28: Weifeng Xu: From NCD to Bitstream (Xilinx FPGA)
48988: 02/10/28: Petter Gustad: Re: From NCD to Bitstream (Xilinx FPGA)
49058: 02/10/31: Utku Ozcan: Re: From NCD to Bitstream (Xilinx FPGA)
48993: 02/10/29: Peng Cong: Modelsim help
48998: 02/10/29: Colin Paul Gloster: Re: Modelsim help
49001: 02/10/29: Noddy: Re: Modelsim help
49010: 02/10/29: Stephen Williams: Re: Modelsim help
49119: 02/11/01: Bill Turnip: Re: Modelsim help
49005: 02/10/29: modelsimmin: Re: Modelsim help
48995: 02/10/29: Satish K: Can we retaining EAB Data using BACK UP power SUPPLY for Vccint
49044: 02/10/30: Jay: Re: Can we retaining EAB Data using BACK UP power SUPPLY for Vccint
48997: 02/10/29: Stelios Zontos: Information--conference paper
49019: 02/10/29: Kolin Paul: Re: Information--conference paper
49020: 02/10/30: Ray Andraka: Re: Information--conference paper
49056: 02/10/31: Steve Casselman: Re: Information--conference paper
49071: 02/10/31: Stelios Zontos: Re: Information--conference paper
49000: 02/10/29: Tomas Lopez: Leonardo 2002d and virtex2_multipliers
49182: 02/11/04: Shareef Jalloq: Re: Leonardo 2002d and virtex2_multipliers
49003: 02/10/29: Noddy: SDA FIR Filter CoreGen...
49004: 02/10/29: Ryan: Quartus Run Time Error
49007: 02/10/29: Muzaffer Kal: Re: Quartus Run Time Error
49022: 02/10/29: Gary Sugita: Re: Quartus Run Time Error
49008: 02/10/29: Patrik Eriksson: Virtex-II, Clocking a register without any clock
49012: 02/10/29: Falk Brunner: Re: Virtex-II, Clocking a register without any clock
49029: 02/10/30: Patrik Eriksson: Re: Virtex-II, Clocking a register without any clock
49009: 02/10/29: James Bonanno: Re: power estimation XC2V2000 virtex-II FPGA
49024: 02/10/30: scd: Altera 1k100 serial EEPROM
49027: 02/10/30: scd: Re: Altera 1k100 serial EEPROM
49028: 02/10/30: Marcin E. Hamerla: Re: Altera 1k100 serial EEPROM
49030: 02/10/30: Markus Wolfgart: Data sheet for an Altera EPS464LC wanted!
49031: 02/10/30: Jane Milton: Handel-C Coding for the Motorola 68HC11 chip
49041: 02/10/30: Roberto Waltman: Re: Handel-C Coding for the Motorola 68HC11 chip
49042: 02/10/30: Theron Hicks: Re: Handel-C Coding for the Motorola 68HC11 chip
49034: 02/10/30: Martin Schoeberl: Ann: Altera Prototyping Board
49036: 02/10/30: hiro: Virtex2 Prototyping Board
49039: 02/10/30: satchit: 2-nios design using SOPC builder
49197: 02/11/04: Jesse Kempa: Re: 2-nios design using SOPC builder
49254: 02/11/06: satchit: Re: 2-nios design using SOPC builder
50220: 02/12/05: satchit: Re: 2-nios design using SOPC builder
49043: 02/10/30: VirtualSean: Getting Started: Seeking intro FPGA material
49077: 02/10/31: Al Williams: Re: Getting Started: Seeking intro FPGA material
49049: 02/10/30: VirtualSean: Concepts: What is "Clock Edge"?
49050: 02/10/30: Uwe Bonnes: Re: Concepts: What is "Clock Edge"?
49053: 02/10/30: Peter Alfke: Re: Concepts: What is "Clock Edge"?
49080: 02/10/31: VirtualSean: Re: Concepts: What is "Clock Edge"?
49084: 02/10/31: Mike Treseler: Re: Concepts: What is "Clock Edge"?
49086: 02/10/31: Peter Alfke: Re: Concepts: What is "Clock Edge"?
49051: 02/10/30: Joe Frese: How important is simulation?
49054: 02/10/30: Mike Treseler: Re: How important is simulation?
49055: 02/10/31: Steve Casselman: Re: How important is simulation?
49081: 02/10/31: Mike Treseler: Re: How important is simulation?
49057: 02/10/31: nospam: Re: How important is simulation?
49078: 02/10/31: Jay: Re: How important is simulation?
49098: 02/10/31: John Larkin: Re: How important is simulation?
49110: 02/11/01: Allan Herriman: Re: How important is simulation?
49135: 02/11/01: Joe Frese: Re: How important is simulation?
49138: 02/11/01: Muzaffer Kal: Re: How important is simulation?
49140: 02/11/01: Mike Treseler: Re: How important is simulation?
49145: 02/11/01: Jay: Re: How important is simulation?
49151: 02/11/02: John Larkin: Re: How important is simulation?
49059: 02/10/30: chankc: Anyone has VHDL code for decimator and interpolater?
49213: 02/11/05: Caillet: Re: Anyone has VHDL code for decimator and interpolater?
49426: 02/11/12: chankc: Re: Anyone has VHDL code for decimator and interpolater?
49513: 02/11/14: Ray Andraka: Re: Anyone has VHDL code for decimator and interpolater?
49617: 02/11/18: Noddy: Re: Anyone has VHDL code for decimator and interpolater?
49629: 02/11/18: Ray Andraka: Re: Anyone has VHDL code for decimator and interpolater?
49060: 02/10/31: Jim Granville: Chip for fine delays
49065: 02/10/31: Allan Herriman: Re: Chip for fine delays
49093: 02/10/31: Keith R. Williams: Re: Chip for fine delays
49096: 02/10/31: Tom Burgess: Re: Chip for fine delays
49061: 02/10/31: Christian Kramer: CLK4p in Nios board schematic
49070: 02/10/31: FermiLab: Re: CLK4p in Nios board schematic
49062: 02/10/31: Markus Wolfgart: Which PCI-IO-Chip manufacturer to prefer?
49075: 02/10/31: Keith R. Williams: Re: Which PCI-IO-Chip manufacturer to prefer?
49365: 02/11/11: Markus Wolfgart: Re: Which PCI-IO-Chip manufacturer to prefer?
49063: 02/10/31: Theron Wong: XST Constraint
49064: 02/10/31: Uwe Bonnes: Re: XST Constraint
49066: 02/10/31: Falk Brunner: Re: XST Constraint
49067: 02/10/31: Thomas Heller: Spartan-II configuration
49074: 02/10/31: Peter Wallace: Re: Spartan-II configuration
49076: 02/10/31: Thomas Heller: Re: Spartan-II configuration
49083: 02/10/31: Peter Wallace: Re: Spartan-II configuration
49068: 02/10/31: Song Qian: 250MHz Data Bus connected directly to Xilinx Virtex-II
49323: 02/11/09: Altogether_Andrews: Re: 250MHz Data Bus connected directly to Xilinx Virtex-II
49072: 02/10/31: Christopher Saunter: V2Pro board with gigabit Ethernet?
49088: 02/10/31: Nicholas C. Weaver: Re: V2Pro board with gigabit Ethernet?
49073: 02/10/31: ben cohen: Coding HDL for Reviewability // Link to paper + 2003 MAPLD Conf
49079: 02/10/31: C.W. THomas: UCF files how to use???
49082: 02/10/31: Mike Treseler: Re: UCF files how to use???
49136: 02/11/01: Joe Frese: Re: UCF files how to use???
49085: 02/10/31: BDoherty: Spartan-IIE Constraint Question
49087: 02/10/31: Stephan Neuhold: Re: Spartan-IIE Constraint Question
49090: 02/10/31: faidon: BLOCK RAM : FIFO implementation
49091: 02/10/31: Peter Alfke: Re: BLOCK RAM : FIFO implementation
49092: 02/10/31: Ray Andraka: Re: BLOCK RAM : FIFO implementation
49095: 02/10/31: Eric Pearson: Re: BLOCK RAM : FIFO implementation
49125: 02/11/01: faidon: Re: BLOCK RAM : FIFO implementation
49142: 02/11/01: Peter Alfke: Re: BLOCK RAM : FIFO implementation
49243: 02/11/06: Erich Krause: Re: BLOCK RAM : FIFO implementation
49129: 02/11/01: faidon: Re: BLOCK RAM : FIFO implementation
49535: 02/11/14: faidon: Re: BLOCK RAM : FIFO implementation
49094: 02/10/31: alla: FPGA convert to ASIC
49123: 02/11/01: Bezamat James: Re: FPGA convert to ASIC
49146: 02/11/01: Jay: Re: FPGA convert to ASIC
49179: 02/11/04: Prashant: Re: FPGA convert to ASIC
49212: 02/11/05: john jakson: Re: FPGA convert to ASIC
49364: 02/11/11: Muzaffer Kal: Re: FPGA convert to ASIC
49370: 02/11/11: Jay: Re: FPGA convert to ASIC
49099: 02/10/31: Pierre Lafrance: Simple question on Xilinx CPLD 9500
49101: 02/10/31: Peter Alfke: Re: Simple question on Xilinx CPLD 9500
49103: 02/10/31: Peter Alfke: Metastability results are finally posted
49109: 02/11/01: Bob: Re: Metastability results are finally posted
49114: 02/11/01: glen herrmannsfeldt: Re: Metastability results are finally posted
49115: 02/11/01: Allan Herriman: Re: Metastability results are finally posted
49120: 02/11/01: Jim Granville: Re: Metastability results are finally posted
49121: 02/11/01: Rob Finch: Re: Metastability results are finally posted
49122: 02/10/31: Sonu Abraham: Reference Schematics
Site Home Archive Home FAQ Home How to search the Archive How to Navigate the Archive
Compare FPGA features and resources
Threads starting:
Authors:A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
