Site Home Archive Home FAQ Home How to search the Archive How to Navigate the Archive
Compare FPGA features and resources
Threads starting:
Authors:A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Threads Starting Jun 2003
56241: 03/06/01: Kuan Zhou: Difficulty in getting the interconnect power
56247: 03/06/01: David M. Palmer: Re: Difficulty in getting the interconnect power
56244: 03/06/01: Gorgo: Xilinx and webpack!
56253: 03/06/01: Masoud Naderi: IDT TDM Switch
56254: 03/06/01: Masoud Naderi: SONET/SDH chipset on FPGA
56260: 03/06/01: Patrick MacGregor: Re: SONET/SDH chipset on FPGA
56266: 03/06/02: Neeraj Varma: Re: SONET/SDH chipset on FPGA
56271: 03/06/02: Utku Ozcan: Re: SONET/SDH chipset on FPGA
56275: 03/06/02: Marc Randolph: Re: SONET/SDH chipset on FPGA
56353: 03/06/03: Nial Stewart: Re: SONET/SDH chipset on FPGA
56460: 03/06/05: Francesco Poderico: Re: SONET/SDH chipset on FPGA
56256: 03/06/01: <email_address@message.end>: Need help with Xilinx ISE
56258: 03/06/01: Ray Andraka: Re: Need help with Xilinx ISE
56259: 03/06/01: <email_address@message.end>: Re: Need help with Xilinx ISE
56276: 03/06/02: Ray Andraka: Re: Need help with Xilinx ISE
56306: 03/06/02: JoeG: Re: Need help with Xilinx ISE
56316: 03/06/03: <email_address@message.end>: Re: Need help with Xilinx ISE
56282: 03/06/02: newman: Re: Need help with Xilinx ISE
56287: 03/06/02: Bill Hanna: Re: Need help with Xilinx ISE
56318: 03/06/03: <email_address@message.end>: Re: Need help with Xilinx ISE
56293: 03/06/02: Stewart Cobb: Re: Need help with Xilinx ISE
56257: 03/06/01: Gorgo: Xilinx and programind mode !
56261: 03/06/02: Leon Heller: Re: Xilinx and programind mode !
56268: 03/06/02: Giovanni: Help an Italian Student
56269: 03/06/02: Rene Tschaggelar: Re: Help an Italian Student
56270: 03/06/02: arkaitz: NIOS-GERMS
56281: 03/06/02: jerry1111: Re: NIOS-GERMS
56298: 03/06/02: Jesse Kempa: Re: NIOS-GERMS
56409: 03/06/04: satchit: Re: NIOS-GERMS
56272: 03/06/02: Luiz Carlos: MicroBlaze and Spartan3
56278: 03/06/02: Austin Lesea: Re: MicroBlaze and Spartan3
56328: 03/06/03: Luiz Carlos: Re: MicroBlaze and Spartan3
56279: 03/06/02: Goran Bilski: Re: MicroBlaze and Spartan3
56273: 03/06/02: Muthu: Parallel_case Synthesis directive
56283: 03/06/02: Mark Schellhorn: Re: Parallel_case Synthesis directive
56321: 03/06/02: Muthu: Re: Parallel_case Synthesis directive
56324: 03/06/03: Muzaffer Kal: Re: Parallel_case Synthesis directive
56331: 03/06/03: Mark Schellhorn: Re: Parallel_case Synthesis directive
56347: 03/06/03: Ljubisa Bajic: Re: Parallel_case Synthesis directive
56274: 03/06/02: Bram van de Kerkhof: Virtex 2 evaluation board
56288: 03/06/02: Martin Euredjian: Re: Virtex 2 evaluation board
56299: 03/06/02: Philip Freidin: Re: Virtex 2 evaluation board
56310: 03/06/02: Bill Hanna: Re: Virtex 2 evaluation board
56481: 03/06/06: Manfred Kraus: Re: Virtex 2 evaluation board
56694: 03/06/11: Jaap Mol: Re: Virtex 2 evaluation board
56706: 03/06/11: Peter Alfke: Re: Virtex 2 evaluation board
56286: 03/06/02: Y Varma: FPGAs - buyer's guide ?
56295: 03/06/02: Stewart Cobb: Xilinx : BEL constraint vs. ModelSim
56296: 03/06/02: Chen Wei Tseng: Re: Xilinx : BEL constraint vs. ModelSim
56300: 03/06/02: Ray Andraka: Re: Xilinx : BEL constraint vs. ModelSim
56301: 03/06/02: Stewart Cobb: Re: Xilinx : BEL constraint vs. ModelSim
56297: 03/06/02: B. Joshua Rosen: HDLmaker update available
56304: 03/06/02: Jacques athow: Re: HDLmaker update available
56320: 03/06/03: B. Joshua Rosen: Re: HDLmaker update available
56677: 03/06/11: Niko Zhang: Re: HDLmaker update available
56696: 03/06/11: B. Joshua Rosen: Re: HDLmaker update available
56312: 03/06/02: Ed Stevens: Level Converters
56482: 03/06/06: Manfred Kraus: Re: Level Converters
56325: 03/06/03: Philip Freidin: Attn Stewart Cobb and others posting via the Xilinx gateway to this news group
56326: 03/06/03: Petter Gustad: Building NIOS GNU toolkit under Linux
56327: 03/06/03: Atif: Online courses for FPGA
56361: 03/06/04: Martin Euredjian: Re: Online courses for FPGA
56330: 03/06/03: Muthu: Mealy FSM
56455: 03/06/05: Mike Treseler: Re: Mealy FSM
56458: 03/06/05: rickman: Re: Mealy FSM
56332: 03/06/03: leon qin: Stapl Player vs. SVF Player
56343: 03/06/03: Cheny: Re: Stapl Player vs. SVF Player
56473: 03/06/05: Greg Steinke: Re: Stapl Player vs. SVF Player
56962: 03/06/19: Mark Moyer: Re: Stapl Player vs. SVF Player
56337: 03/06/03: Muthu: For Loop Synthesis
56368: 03/06/03: Stan Lackey: Re: For Loop Synthesis
56338: 03/06/03: Wolfgang Schmiesing: size of SRAM, antifuses and EPROM elements
56342: 03/06/03: Peter Alfke: Re: size of SRAM, antifuses and EPROM elements
56359: 03/06/03: Mark Sandford: Re: size of SRAM, antifuses and EPROM elements
56341: 03/06/03: Venex: Convolutional Encoder IP: Problem on puncturing
56345: 03/06/03: Kevin Neilson: Re: Convolutional Encoder IP: Problem on puncturing
56403: 03/06/04: venex: Re: Convolutional Encoder IP: Problem on puncturing
56445: 03/06/05: Beth Cowie: Re: Convolutional Encoder IP: Problem on puncturing
56344: 03/06/03: Muthu: XST :738 Warning
56358: 03/06/03: Erdinc Ozturk: Celoxica RC200
56384: 03/06/04: Benoit: Orcad 2 Quartus
56511: 03/06/07: <b.popoola@ntlworld.com>: Re: Orcad 2 Quartus
56596: 03/06/10: Kresten Nørgaard: Re: Orcad 2 Quartus
56599: 03/06/10: Uwe Bonnes: Re: Orcad 2 Quartus
56385: 03/06/04: Peter Matthijs: Xilinx Virtex development board for cPCI
56415: 03/06/04: Mel: Re: Xilinx Virtex development board for cPCI
56443: 03/06/05: Peter Matthijs: Re: Xilinx Virtex development board for cPCI
56394: 03/06/04: Brazil: IDE CUSTOM DRIVER
56487: 03/06/06: Hal Murray: Re: IDE CUSTOM DRIVER
56395: 03/06/04: Christopher Saunter: Re: ANN: Confluence -> Python for Hardware Verification
56411: 03/06/04: Tom Hawkins: Re: ANN: Confluence -> Python for Hardware Verification
56425: 03/06/05: John J. Lee: Re: ANN: Confluence -> Python for Hardware Verification
56423: 03/06/04: Kim-Ee Yeoh: Re: ANN: Confluence -> Python for Hardware Verification
56402: 03/06/04: Ken: Altera FIR Compiler from command line?
56412: 03/06/04: Vishker: Post P&R Verilog/VHDL netlist
56472: 03/06/05: Andy Peters: Re: Post P&R Verilog/VHDL netlist
56726: 03/06/12: Jaap Mol: Re: Post P&R Verilog/VHDL netlist
56416: 03/06/04: Sander Vesik: cyclone on pci?
56418: 03/06/04: Karsten Becker: Re: cyclone on pci?
56421: 03/06/04: Sander Vesik: Re: cyclone on pci?
57332: 03/06/27: Ryan Canning: Re: cyclone on pci?
57394: 03/06/29: Antti Lukats: Re: cyclone on pci?
57647: 03/07/03: Vaughn Betz: Re: cyclone on pci?
57725: 03/07/04: Sander Vesik: Re: cyclone on pci?
56417: 03/06/04: Prashant: Clk between multiple boards
56422: 03/06/04: Peter Alfke: Re: Clk between multiple boards
56432: 03/06/05: Hal Murray: Re: Clk between multiple boards
56468: 03/06/05: Prashant: Re: Clk between multiple boards
56463: 03/06/05: Lnguen: Re: Clk between multiple boards
56466: 03/06/05: Peter Alfke: Re: Clk between multiple boards
56419: 03/06/04: Jake Janovetz: Protel DXP or other schematic entry?
56493: 03/06/06: Jon Elson: Re: Protel DXP or other schematic entry?
56540: 03/06/09: Alex Gibson: Re: Protel DXP or other schematic entry?
56427: 03/06/04: Muthu: defparam (Synthesizable or Not?)
56436: 03/06/05: Kevin Neilson: Re: defparam (Synthesizable or Not?)
56471: 03/06/05: Andy Peters: Re: defparam (Synthesizable or Not?)
56428: 03/06/04: Muthu: Xilinx Block RAM
56433: 03/06/05: Ralph Mason: Re: Xilinx Block RAM
56435: 03/06/05: Kevin Neilson: Re: Xilinx Block RAM
56452: 03/06/05: Peter Alfke: Re: Xilinx Block RAM
56478: 03/06/06: Patrik Eriksson: Re: Xilinx Block RAM
56719: 03/06/12: Ken McElvain: Re: Xilinx Block RAM
56483: 03/06/06: Colin Marquardt: Re: Xilinx Block RAM
56496: 03/06/06: Austin Lesea: Re: Xilinx Block RAM
56509: 03/06/07: Hal Murray: Re: Xilinx Block RAM
56550: 03/06/09: Austin Lesea: Re: Xilinx Block RAM
56593: 03/06/10: Hal Murray: Re: Xilinx Block RAM
56499: 03/06/06: Eric Smith: Re: Xilinx Block RAM
56501: 03/06/06: Austin Lesea: Re: Xilinx Block RAM
56842: 03/06/17: rob d: Re: Xilinx Block RAM
56848: 03/06/17: Austin Lesea: Re: Xilinx Block RAM
58213: 03/07/17: Hal Murray: Re: Xilinx Block RAM
56504: 03/06/06: Eric Smith: Re: Xilinx Block RAM
56434: 03/06/04: Priyal: Topic for Masters Project
56449: 03/06/05: Kumaran Selvaratnam: Re: Topic for Masters Project
56457: 03/06/05: rickman: Re: Topic for Masters Project
56535: 03/06/08: Steve Casselman: Re: Topic for Masters Project
56538: 03/06/08: rickman: Re: Topic for Masters Project
56437: 03/06/05: Kevin Neilson: Galois Fields Applications
56438: 03/06/04: H. Peter Anvin: Re: Galois Fields Applications
56453: 03/06/05: Jake Janovetz: Re: Galois Fields Applications
56441: 03/06/05: Jay: ASIC prototype software
56442: 03/06/05: Nick Campregher: Multipliers - Ram ratio
56450: 03/06/05: Ray Andraka: Re: Multipliers - Ram ratio
56454: 03/06/05: Nick Campregher: Re: Multipliers - Ram ratio
56462: 03/06/05: Ray Andraka: Re: Multipliers - Ram ratio
56456: 03/06/05: L nguyen: ATA-6 controller
56461: 03/06/05: flamarca: Modifing a Case Statement with a text file (looking for an Example)
56464: 03/06/05: Mike Treseler: Re: Modifing a Case Statement with a text file (looking for an Example)
56467: 03/06/05: rickman: Re: Modifing a Case Statement with a text file (looking for an Example)
56469: 03/06/05: ben cohen: Assertion-based verification
56470: 03/06/05: Richard Erlacher: Simulation problem with XILINX library component
56486: 03/06/06: Richard Erlacher: Re: Simulation problem with XILINX library component
56476: 03/06/05: Priyal: Masters Project Topic
56555: 03/06/09: Charles Krinke: Re: Masters Project Topic
56556: 03/06/09: Nicholas C. Weaver: Re: Masters Project Topic
56477: 03/06/06: Theron Hicks: fifo or bram in spartan2e vs spartan3
56488: 03/06/06: Amontec Team: Re: fifo or bram in spartan2e vs spartan3
56492: 03/06/06: Falk Brunner: Re: fifo or bram in spartan2e vs spartan3
56479: 03/06/06: Jens Nowack: Quartus II time delay
56480: 03/06/06: Paul Baxter: Re: Quartus II time delay
56500: 03/06/06: Marc Randolph: Re: Quartus II time delay
56489: 03/06/06: Peter Alfke: using USB
56490: 03/06/06: Peter Alfke: Re: using USB
56534: 03/06/08: Nial Stewart: Re: using USB
56491: 03/06/06: Laurent Gauch, Amontec: Re: using USB
56495: 03/06/06: Matt Ettus: Zero for replication multiplier --Quartus Bug?
56505: 03/06/07: Paul Leventis: Re: Zero for replication multiplier --Quartus Bug?
56506: 03/06/07: Paul Leventis: Re: Zero for replication multiplier --Quartus Bug?
56497: 03/06/06: yannick: some book advises ??
56502: 03/06/06: Pooja from LA: outsourcing hardware verification
56536: 03/06/08: Nial Stewart: Re: outsourcing hardware verification
56507: 03/06/06: David M. Palmer: Re: Xilinx FFT Core Problems
56510: 03/06/07: Benjamin Gittins: Ranking of FPGA synthesis tools, specifically actel support
56559: 03/06/09: Mike Treseler: Re: Ranking of FPGA synthesis tools, specifically actel support
56512: 03/06/07: QBA: Logical analyzer via USB or printer port
56513: 03/06/07: Morris Dovey: Re: Logical analyzer via USB or printer port
56514: 03/06/07: Morris Dovey: Re: Logical analyzer via USB or printer port
56516: 03/06/07: petrus bitbyter: Re: Logical analyzer via USB or printer port
56517: 03/06/07: Dr. Anton Squeegee: Re: Logical analyzer via USB or printer port
56520: 03/06/07: Marius Vollmer: Re: Logical analyzer via USB or printer port
56523: 03/06/07: Falk Brunner: Re: Logical analyzer via USB or printer port
56524: 03/06/07: Hal Murray: Re: Logical analyzer via USB or printer port
56525: 03/06/07: Morris Dovey: Re: Logical analyzer via USB or printer port
56526: 03/06/07: rickman: Re: Logical analyzer via USB or printer port
56527: 03/06/07: CBFalconer: Re: Logical analyzer via USB or printer port
56530: 03/06/07: H. Peter Anvin: Re: Logical analyzer via USB or printer port
56528: 03/06/07: Darin Johnson: Re: Logical analyzer via USB or printer port
56542: 03/06/09: Tim: Re: Logical analyzer via USB or printer port
56532: 03/06/08: Jean Nicolle: tiny FPGA board
56533: 03/06/08: Nicholas C. Weaver: More details on V2Pro-X?
56537: 03/06/09: Basuki Endah Priyanto: Re: Xilinx FFT Core Problems
56545: 03/06/09: SAF: Re: Xilinx FFT Core Problems
56539: 03/06/09: Kyle Davis: FPGA Development Board
56552: 03/06/09: Marc Van Riet: Re: FPGA Development Board
56622: 03/06/10: Michol Bauer: Re: FPGA Development Board
56541: 03/06/08: Andras Tantos: Controlling FPGA speed with VCCINT
56543: 03/06/08: Andras Tantos: Re: Controlling FPGA speed with VCCINT
56562: 03/06/09: Peter Alfke: Re: Controlling FPGA speed with VCCINT
56584: 03/06/09: Andras Tantos: Re: Controlling FPGA speed with VCCINT
56557: 03/06/09: Uwe Bonnes: Re: Controlling FPGA speed with VCCINT
56564: 03/06/09: Steve Casselman: Re: Controlling FPGA speed with VCCINT
56567: 03/06/10: Jim Granville: Re: Controlling FPGA speed with VCCINT
56576: 03/06/09: Hal Murray: Re: Controlling FPGA speed with VCCINT
56585: 03/06/09: Andras Tantos: Re: Controlling FPGA speed with VCCINT
56648: 03/06/11: Jim Granville: Re: Controlling FPGA speed with VCCINT
56657: 03/06/10: Andras Tantos: Re: Controlling FPGA speed with VCCINT
56920: 03/06/18: Ray Andraka: Re: Controlling FPGA speed with VCCINT
56984: 03/06/20: Andras Tantos: Re: Controlling FPGA speed with VCCINT
56658: 03/06/11: Hal Murray: Re: Controlling FPGA speed with VCCINT
56544: 03/06/09: Dave Farrance: Info on Spartan-II PCI Development Kit
56547: 03/06/09: Uwe Bonnes: Re: Info on Spartan-II PCI Development Kit
56561: 03/06/09: Dave Farrance: Re: Info on Spartan-II PCI Development Kit
56553: 03/06/09: Antti Lukats: Re: Info on Spartan-II PCI Development Kit
56571: 03/06/09: Antti Lukats: Re: Info on Spartan-II PCI Development Kit
56573: 03/06/09: Peter C. Wallace: Re: Info on Spartan-II PCI Development Kit
56548: 03/06/09: Antti Lukats: Xilinx XST synthesis, BUG ?
56549: 03/06/09: DB: DSP Kit recommendation in $1000 range ?
56551: 03/06/09: rob d: xilinx pinout documentation
56554: 03/06/09: Larry Doolittle: Xilinx Parallel Cable IV and non-captive software
56572: 03/06/09: Antti Lukats: Re: Xilinx Parallel Cable IV and non-captive software
56578: 03/06/10: Steve Casselman: Re: Xilinx Parallel Cable IV and non-captive software
56558: 03/06/09: Richard He: where have some arithmetic of verilog or vhdl?
56560: 03/06/09: Salman Sheikh: Fixed point divider cores?
56565: 03/06/09: Uwe Bonnes: Re: Fixed point divider cores?
56615: 03/06/10: Philippe Molson: Re: Fixed point divider cores?
56628: 03/06/10: Salman Sheikh: Re: Fixed point divider cores?
56563: 03/06/09: Josh Model: PC-104 dev Boards
56569: 03/06/09: Peter C. Wallace: Re: PC-104 dev Boards
56577: 03/06/09: john jakson: Re: PC-104 dev Boards
56602: 03/06/10: Josh Model: Re: PC-104 dev Boards
56613: 03/06/10: Peter Wallace: Re: PC-104 dev Boards
56640: 03/06/10: Hal Murray: Re: PC-104 dev Boards
56676: 03/06/11: Peter Wallace: Re: PC-104 dev Boards
56681: 03/06/11: Brian Drummond: Re: PC-104 dev Boards
56878: 03/06/17: H. Peter Anvin: Re: PC-104 dev Boards
56895: 03/06/18: rickman: Re: PC-104 dev Boards
56926: 03/06/18: H. Peter Anvin: Re: PC-104 dev Boards
56933: 03/06/18: rickman: Re: PC-104 dev Boards
56936: 03/06/18: H. Peter Anvin: Re: PC-104 dev Boards
56946: 03/06/19: rickman: Re: PC-104 dev Boards
56969: 03/06/19: H. Peter Anvin: Re: PC-104 dev Boards
56997: 03/06/20: rickman: Re: PC-104 dev Boards
57012: 03/06/20: H. Peter Anvin: Re: PC-104 dev Boards
57018: 03/06/20: rickman: Re: PC-104 dev Boards
57054: 03/06/22: H. Peter Anvin: Re: PC-104 dev Boards
56940: 03/06/19: Uwe Bonnes: Re: PC-104 dev Boards
56948: 03/06/19: rickman: Re: PC-104 dev Boards
56970: 03/06/19: H. Peter Anvin: Re: PC-104 dev Boards
57756: 03/07/05: jhuebner: Re: PC-104 dev Boards
56566: 03/06/09: Martin Euredjian: Shift registers
56580: 03/06/09: Marc Randolph: Re: Shift registers
56583: 03/06/10: Hal Murray: Re: Shift registers
56597: 03/06/10: Dave Farrance: Re: Shift registers
56601: 03/06/10: Jonathan Bromley: Re: Shift registers
56609: 03/06/10: Dave Farrance: Re: Shift registers
56617: 03/06/10: Jonathan Bromley: Re: Shift registers
56604: 03/06/10: Marc Randolph: Re: Shift registers
56625: 03/06/10: John_H: Re: Shift registers
56589: 03/06/10: Martin Euredjian: Re: Shift registers
56626: 03/06/10: Martin Euredjian: Re: Shift registers
56639: 03/06/10: Peter Alfke: Re: Shift registers
56645: 03/06/10: Peter Alfke: Re: Shift registers
56646: 03/06/10: Dave Farrance: Re: Shift registers
56653: 03/06/11: Martin Euredjian: Re: Shift registers
56661: 03/06/11: Dave Farrance: Re: Shift registers
56679: 03/06/11: Brian Drummond: Re: Shift registers
56568: 03/06/09: Muhammad Khan: Xilinx's Device Pin Configuration
56587: 03/06/10: Spam Hater: Re: Xilinx's Device Pin Configuration
56637: 03/06/10: Philip Freidin: Re: Xilinx's Device Pin Configuration
56670: 03/06/11: Muhammad Khan: Re: Xilinx's Device Pin Configuration
56570: 03/06/09: Muhammad Khan: Writing from FPGA to SRAM then to PC
56612: 03/06/10: Prashant: Re: Writing from FPGA to SRAM then to PC
56574: 03/06/09: John Larkin: Balls! (676 of them)
56575: 03/06/10: Jim Granville: Re: Balls! (676 of them)
56579: 03/06/09: Henrique: Where can i buy virtex II ?
56614: 03/06/10: Bill Hanna: Re: Where can i buy virtex II ?
56581: 03/06/10: Cooley: how to get into xilinx ftp?
56586: 03/06/10: Leon Heller: Re: how to get into xilinx ftp?
56582: 03/06/10: Basuki Endah Priyanto: Re: Where can i buy virtex II ?
56588: 03/06/10: Wes.: Recovering Data from MACH210 PLDs with Securty Fuse blown
56638: 03/06/10: Antti Lukats: Re: Recovering Data from MACH210 PLDs with Securty Fuse blown
56790: 03/06/16: Wes.: Re: Recovering Data from MACH210 PLDs with Securty Fuse blown
57362: 03/06/28: Antti Lukats: Re: Recovering Data from MACH210 PLDs with Securty Fuse blown
56590: 03/06/10: Terrence Mak: System generator and Virtex2Pro Design
56591: 03/06/10: Neeraj Varma: Re: System generator and Virtex2Pro Design
56592: 03/06/10: AP: Altera static timing analisys
56594: 03/06/10: Krzysztof Szczepanski: XC95288 programming problem
56595: 03/06/10: M.Randelzhofer: Re: XC95288 programming problem
56605: 03/06/10: nospam: Re: XC95288 programming problem
56656: 03/06/11: Hal Murray: Re: XC95288 programming problem
56627: 03/06/10: Arthur: Re: XC95288 programming problem
56644: 03/06/10: Jon Elson: Re: XC95288 programming problem
56663: 03/06/11: Krzysztof Szczepanski: Re: XC95288 programming problem
56666: 03/06/11: Tim: Re: XC95288 programming problem
56598: 03/06/10: tote: ucf file is not used in XILINX project navigator
56635: 03/06/10: Alvin Andries: Re: ucf file is not used in XILINX project navigator
56600: 03/06/10: Suhaib Fahmy: Which Init Technique for BlockRAMs and Modelsim?
56634: 03/06/10: Alvin Andries: Re: Which Init Technique for BlockRAMs and Modelsim?
56701: 03/06/11: Jaap Mol: Re: Which Init Technique for BlockRAMs and Modelsim?
56603: 03/06/10: Andrea Sabatini: Acex1k100 & Quartus
56606: 03/06/10: Rene Tschaggelar: Re: Acex1k100 & Quartus
56621: 03/06/10: Mike Treseler: Re: Acex1k100 & Quartus
56660: 03/06/11: g. giachella: Re: Acex1k100 & Quartus
56678: 03/06/11: Andrea Sabatini: Re: Acex1k100 & Quartus
56689: 03/06/11: Mike Treseler: Re: Acex1k100 & Quartus
56713: 03/06/11: g. giachella: Re: Acex1k100 & Quartus
56718: 03/06/12: Andrea Sabatini: Re: Acex1k100 & Quartus
56607: 03/06/10: Rene Tschaggelar: Pseudo random shift register - > DAC
56608: 03/06/10: Falk Brunner: Re: Pseudo random shift register - > DAC
56619: 03/06/10: Peter Alfke: Re: Pseudo random shift register - > DAC
56629: 03/06/10: Hal Murray: Re: Pseudo random shift register - > DAC
56633: 03/06/10: Peter Alfke: Re: Pseudo random shift register - > DAC
56636: 03/06/10: Nicholas C. Weaver: Re: Pseudo random shift register - > DAC
56643: 03/06/10: Jon Elson: Re: Pseudo random shift register - > DAC
56654: 03/06/11: Allan Herriman: Re: Pseudo random shift register - > DAC
56667: 03/06/11: Rene Tschaggelar: Re: Pseudo random shift register - > DAC
56685: 03/06/11: Peter Alfke: Re: Pseudo random shift register - > DAC
56711: 03/06/12: Allan Herriman: Re: Pseudo random shift register - > DAC
56610: 03/06/10: Peter Sommerfeld: What's in a bitstream?
56623: 03/06/10: Peter Alfke: Re: What's in a bitstream?
56631: 03/06/10: jetmarc: Re: What's in a bitstream?
56641: 03/06/10: Steve Casselman: Re: What's in a bitstream?
56680: 03/06/11: Brian Drummond: Re: What's in a bitstream?
56611: 03/06/10: Martin Thompson: DVI with a Virtex-II
56616: 03/06/10: Karsten Becker: Re: DVI with a Virtex-II
56618: 03/06/10: Karsten Becker: Re: DVI with a Virtex-II
56624: 03/06/10: Martin Euredjian: Re: DVI with a Virtex-II
56632: 03/06/10: spyng: Re: DVI with a Virtex-II
56662: 03/06/11: Martin Thompson: Re: DVI with a Virtex-II - summary
56683: 03/06/11: Martin Euredjian: Re: DVI with a Virtex-II - summary
56687: 03/06/11: Peter Alfke: Re: DVI with a Virtex-II - summary
56692: 03/06/11: Martin Euredjian: Re: DVI with a Virtex-II - summary
56697: 03/06/11: Thomas Heller: Re: DVI with a Virtex-II - summary
56704: 03/06/11: Peter Alfke: Re: DVI with a Virtex-II - summary
56705: 03/06/11: Uwe Bonnes: Re: DVI with a Virtex-II - summary
56707: 03/06/11: Peter Alfke: Re: DVI with a Virtex-II - summary
56708: 03/06/12: Jim Granville: Re: DVI with a Virtex-II - summary
56810: 03/06/16: Kenneth Ryan: Re: DVI with a Virtex-II
56813: 03/06/16: Peter Alfke: Re: DVI with a Virtex-II
56815: 03/06/16: Peter Alfke: Re: DVI with a Virtex-II
58211: 03/07/17: Hal Murray: Re: DVI with a Virtex-II - summary
56716: 03/06/12: Martin Thompson: Re: DVI with a Virtex-II - summary
56691: 03/06/11: Ljubisa Bajic: Re: DVI with a Virtex-II
56693: 03/06/11: Martin Euredjian: Re: DVI with a Virtex-II
56717: 03/06/12: Martin Thompson: Re: DVI with a Virtex-II
56721: 03/06/12: Ljubisa Bajic: Re: DVI with a Virtex-II
56723: 03/06/12: Peter Alfke: Re: DVI with a Virtex-II
56725: 03/06/12: Martin Euredjian: Re: DVI with a Virtex-II
56732: 03/06/12: Peter Alfke: Re: DVI with a Virtex-II
56745: 03/06/13: Martin Thompson: Re: DVI with a Virtex-II
56760: 03/06/13: Ljubisa Bajic: Re: DVI with a Virtex-II
56793: 03/06/16: Martin Thompson: Re: DVI with a Virtex-II
56817: 03/06/16: Kenneth Ryan: Re: DVI with a Virtex-II
56620: 03/06/10: Jon Masters: Xilinx gdb
56649: 03/06/11: John Williams: Re: Xilinx gdb
56668: 03/06/11: Jon Masters: Re: Xilinx gdb
56630: 03/06/10: Nick Young: Learning FPGAs
56651: 03/06/10: Jean Nicolle: Re: Learning FPGAs
56682: 03/06/11: DAB sounds worse than FM: Re: Learning FPGAs
56647: 03/06/10: Bob Perlman: Cheap development tools
56650: 03/06/11: Jim Granville: Re: Cheap development tools
56652: 03/06/10: Brian Dipert: Re: Cheap development tools
56690: 03/06/11: Bob Perlman: Re: Cheap development tools
56655: 03/06/11: Martin Sauer: Xilinx CPLD programming with microcontroller
56659: 03/06/11: Ben Jackson: Re: Xilinx CPLD programming with microcontroller
56664: 03/06/11: Martin Sauer: Re: Xilinx CPLD programming with microcontroller
56702: 03/06/11: Kasper Pedersen: Re: Xilinx CPLD programming with microcontroller
56665: 03/06/11: Manfred Kraus: A way to copy Modelsim waveforms into word documents
56671: 03/06/11: Dave Farrance: Re: A way to copy Modelsim waveforms into word documents
56674: 03/06/11: Manfred Kraus: Re: A way to copy Modelsim waveforms into word documents
56675: 03/06/11: Manfred Kraus: Re: A way to copy Modelsim waveforms into word documents
56669: 03/06/11: Muhammad Khan: PAR REPORT SUGGESTED BY PHILIP
56673: 03/06/11: Philip Freidin: Re: PAR REPORT SUGGESTED BY PHILIP
56672: 03/06/11: Muhammad Khan: ERROR:NgdBuild:755
56700: 03/06/11: Dan RADUT: Re: ERROR:NgdBuild:755
56684: 03/06/11: Prashant: Drive Capabilities of the FPGA
56686: 03/06/11: Austin Lesea: Re: Drive Capabilities of the FPGA
56688: 03/06/11: Peter Alfke: Re: Drive Capabilities of the FPGA
56916: 03/06/18: JoeG: Re: Drive Capabilities of the FPGA
56699: 03/06/11: Lis Hu: test vectors storage/generation
56703: 03/06/11: Ben Twijnstra: Re: test vectors storage/generation
56709: 03/06/11: Marc Guardiani: Re: Xilinx Spartan 2 and global reset/clock buffer
56710: 03/06/12: Basuki Endah Priyanto: Re: A way to copy Modelsim waveforms into word documents
56712: 03/06/11: John: FPGA CPU Development Board
56744: 03/06/13: Fredrik: Re: FPGA CPU Development Board
56789: 03/06/15: H. Peter Anvin: Re: FPGA CPU Development Board
56714: 03/06/12: Mandilas Antony: error compiling
56722: 03/06/12: Mike Treseler: Re: error compiling
56715: 03/06/12: Terrence Mak: SystemC and ISE
56724: 03/06/12: Viral Parikh: Problem with External Memory controller in Xilinx Embedded Development Kit
56756: 03/06/13: Rienk van der Scheer: Re: Problem with External Memory controller in Xilinx Embedded Development
56727: 03/06/12: Bram Stolk: RISC CPU plus FPGA in small package
56728: 03/06/12: Nicholas C. Weaver: Re: RISC CPU plus FPGA in small package
56746: 03/06/13: Bram Stolk: Re: RISC CPU plus FPGA in small package
56763: 03/06/13: Andre: Re: RISC CPU plus FPGA in small package
56729: 03/06/12: M.Randelzhofer: Analog signals connected to xilinx spartan2
56730: 03/06/12: Uwe Bonnes: Re: Analog signals connected to xilinx spartan2
56731: 03/06/12: Austin Lesea: Re: Analog signals connected to xilinx spartan2
56733: 03/06/13: Jim Granville: Re: Analog signals connected to xilinx spartan2
56735: 03/06/12: Peter Alfke: Re: Analog signals connected to xilinx spartan2
56748: 03/06/13: Tim: Re: Analog signals connected to xilinx spartan2
56734: 03/06/13: M.Randelzhofer: Re: Analog signals connected to xilinx spartan2
56736: 03/06/12: Peter Alfke: Re: Analog signals connected to xilinx spartan2
56743: 03/06/13: Hal Murray: Re: Analog signals connected to xilinx spartan2
56754: 03/06/13: Austin Lesea: Re: Analog signals connected to xilinx spartan2
56737: 03/06/13: danyxp: Altera Flex10K FIFOs
56738: 03/06/12: Ben Nguyen: How to Capture a VGA display EXTERNALLY
56739: 03/06/13: Jim Granville: Re: How to Capture a VGA display EXTERNALLY
56740: 03/06/13: Glen Herrmannsfeldt: Re: How to Capture a VGA display EXTERNALLY
56747: 03/06/13: Ralph Mason: Re: How to Capture a VGA display EXTERNALLY
57158: 03/06/24: Ben Nguyen: Re: How to Capture a VGA display EXTERNALLY
57166: 03/06/24: kryten_droid: Re: How to Capture a VGA display EXTERNALLY
57216: 03/06/25: Ben Nguyen: Re: How to Capture a VGA display EXTERNALLY
57237: 03/06/26: kryten_droid: Re: How to Capture a VGA display EXTERNALLY
56741: 03/06/13: Cooley: Are there any free DSP core?
56791: 03/06/16: Goran: Re: Are there any free DSP core?
56742: 03/06/13: Naohiko Shimizu: PDP11/40 Compatible CPU on an FPGA
57721: 03/07/04: Antti Lukats: Re: PDP11/40 Compatible CPU on an FPGA
56749: 03/06/13: U. Hernandez: Power consumed in a non configured FPGA?
56752: 03/06/13: Brendan Cullen: Re: Power consumed in a non configured FPGA?
56758: 03/06/13: Glen Herrmannsfeldt: Re: Power consumed in a non configured FPGA?
56759: 03/06/13: Peter Alfke: Re: Power consumed in a non configured FPGA?
56775: 03/06/14: Mel: Re: Power consumed in a non configured FPGA?
56776: 03/06/14: Tim: Re: Power consumed in a non configured FPGA?
56777: 03/06/15: Jim Granville: Re: Power consumed in a non configured FPGA?
56792: 03/06/16: U. Hernandez: Re: Power consumed in a non configured FPGA?
56795: 03/06/16: U. Hernandez: Re: Power consumed in a non configured FPGA?
56805: 03/06/16: Peter Alfke: Re: Power consumed in a non configured FPGA?
56819: 03/06/16: rickman: Re: Power consumed in a non configured FPGA?
56823: 03/06/17: Jim Granville: Re: Power consumed in a non configured FPGA?
56826: 03/06/16: rickman: Re: Power consumed in a non configured FPGA?
56827: 03/06/16: Peter Alfke: Re: Power consumed in a non configured FPGA?
56917: 03/06/18: Peter Alfke: Re: Power consumed in a non configured FPGA?
56919: 03/06/18: Peter Alfke: Re: Power consumed in a non configured FPGA?
56931: 03/06/19: Jim Granville: Re: Power consumed in a non configured FPGA?
56950: 03/06/19: Austin Lesea: Re: Dr. Leaky responds
56954: 03/06/19: Nicholas C. Weaver: Re: Dr. Leaky responds
56967: 03/06/20: Jim Granville: Re: Dr. Leaky responds
56971: 03/06/19: Peter Alfke: Re: Dr. Leaky responds
56750: 03/06/13: tk: Learning Virtex II Pro
56751: 03/06/13: Christian Widtmann: Problem with tristate-inout-pins of PS/2-Host
56757: 03/06/13: Glen Herrmannsfeldt: Re: Problem with tristate-inout-pins of PS/2-Host
56794: 03/06/16: Martin Thompson: Re: Problem with tristate-inout-pins of PS/2-Host
56797: 03/06/16: Christian Widtmann: Re: Problem with tristate-inout-pins of PS/2-Host
56844: 03/06/17: Martin Thompson: Re: Problem with tristate-inout-pins of PS/2-Host
56753: 03/06/13: Michael Nicklas: Altering implementation options in ISE 5.1i
56755: 03/06/13: Muhammad Khan: Contraint File Problem
56761: 03/06/13: Philip Freidin: Re: Contraint File Problem
56762: 03/06/13: Ed Stevens: XILINX Error Message
56796: 03/06/16: U. Hernandez: Re: XILINX Error Message
56824: 03/06/17: pradeep: Re: XILINX Error Message
56831: 03/06/16: Marc Guardiani: Re: XILINX Error Message
56894: 03/06/19: pradeep: Re: XILINX Error Message
56764: 03/06/13: Felipe Naves: download svf to fpga
56765: 03/06/14: SP: Kit Recommendation
56767: 03/06/14: Philip Freidin: Re: Kit Recommendation
56770: 03/06/14: Prasanth Kumar: Re: Kit Recommendation
56766: 03/06/14: Rgr: ERROR:iMPACT:1210
56802: 03/06/16: Rienk van der Scheer: Re: ERROR:iMPACT:1210
58973: 03/08/05: Michelle Lee: Re: ERROR:iMPACT:1210
56768: 03/06/14: Valli: adders for xilinx virtex2..
56771: 03/06/14: Philip Freidin: Re: adders for xilinx virtex2..
56769: 03/06/14: Suhaib Fahmy: DCMs and CLKDV not dividing correctly
56772: 03/06/14: Suhaib Fahmy: Re: DCMs and CLKDV not dividing correctly
56773: 03/06/14: Ken McElvain: Re: DCMs and CLKDV not dividing correctly
56850: 03/06/17: SAF: Re: DCMs and CLKDV not dividing correctly
56778: 03/06/15: Gilad Cohen: Automatic testing
56780: 03/06/15: Jean Nicolle: fpgas are fun
56781: 03/06/15: Jamie Morken: xilinx webpack programming
56782: 03/06/15: Daniel S.: Re: xilinx webpack programming
56783: 03/06/16: Jamie Morken: Re: xilinx webpack programming
56786: 03/06/16: Leon Heller: Re: xilinx webpack programming
56834: 03/06/17: Jamie Morken: Re: xilinx webpack programming
56787: 03/06/15: John: Spartan3 in WebPack
56806: 03/06/16: Steve Lass: Re: Spartan3 in WebPack
56859: 03/06/17: Amontec Team, Laurent Gauch: Re: Spartan3 in WebPack
56904: 03/06/18: Lukasz Salwinski: Re: Spartan3 in WebPack
56908: 03/06/18: Steve Lass: Re: Spartan3 in WebPack
56921: 03/06/19: Uwe Bonnes: Re: Spartan3 in WebPack
56953: 03/06/19: Steve Lass: Re: Spartan3 in WebPack
56965: 03/06/19: Lukasz Salwinski: Re: Spartan3 in WebPack
56998: 03/06/20: Steve Lass: Re: Spartan3 in WebPack
56788: 03/06/16: Basuki Endah Priyanto: Xilinx Mapping Problem
56804: 03/06/16: Bill Hanna: Re: Xilinx Mapping Problem
56798: 03/06/16: Valli: Implementaion of Mux-DFF with Virtex ..
56811: 03/06/16: Avrum: Re: Implementaion of Mux-DFF with Virtex ..
56835: 03/06/16: Valli: Re: Implementaion of Mux-DFF with Virtex ..
56838: 03/06/17: Philip Freidin: Re: Implementaion of Mux-DFF with Virtex ..
56855: 03/06/17: Marc Randolph: Re: Implementaion of Mux-DFF with Virtex ..
56799: 03/06/16: Muhammad Khan: How to Tristate!!! when not reading
57823: 03/07/07: John: Re: How to Tristate!!! when not reading
56800: 03/06/16: Kelvin @ Clementi: Downloading bit-stream with a microprocessor.
56808: 03/06/16: Falk Brunner: Re: Downloading bit-stream with a microprocessor.
56818: 03/06/16: Mark Sandford: Re: Downloading bit-stream with a microprocessor.
56830: 03/06/16: Kelvin Tsai @ Singapore: Re: Downloading bit-stream with a microprocessor.
56836: 03/06/17: Philip Freidin: Re: Downloading bit-stream with a microprocessor.
56852: 03/06/17: Larry Doolittle: Re: Downloading bit-stream with a microprocessor.
56857: 03/06/17: Philip Freidin: Re: Downloading bit-stream with a microprocessor.
56893: 03/06/18: Peter Wallace: Re: Downloading bit-stream with a microprocessor.
56801: 03/06/16: nikhil w: FPGA topics for study
56803: 03/06/16: rob d: spartan 2e dll locking
56807: 03/06/16: Peter Alfke: Re: spartan 2e dll locking
56809: 03/06/16: Falk Brunner: Re: spartan 2e dll locking
56816: 03/06/16: Antonio Pasini: Re: spartan 2e dll locking
56837: 03/06/16: rob d: Re: spartan 2e dll locking
56832: 03/06/16: Ray Andraka: Re: spartan 2e dll locking
56814: 03/06/16: Bojan: FPGA and SDRAM interface
56820: 03/06/16: rickman: Small MSI devices
56821: 03/06/16: Patrick MacGregor: BGA Xray inspection costs?
56822: 03/06/16: Peter C. Wallace: Re: BGA Xray inspection costs?
56833: 03/06/17: Nicholas C. Weaver: Re: BGA Xray inspection costs?
56839: 03/06/17: rob d: Re: BGA Xray inspection costs?
56825: 03/06/16: Jason Berringer: An All Digital Phase Lock Loop
56828: 03/06/16: rickman: Re: An All Digital Phase Lock Loop
56829: 03/06/17: Jim Granville: Re: An All Digital Phase Lock Loop
56847: 03/06/17: Ralf Hildebrandt: Re: An All Digital Phase Lock Loop
56853: 03/06/17: Ben Jackson: Re: An All Digital Phase Lock Loop
56862: 03/06/17: Richard Erlacher: Re: An All Digital Phase Lock Loop
56866: 03/06/17: Jason Berringer: Re: An All Digital Phase Lock Loop
56875: 03/06/17: Nagaraj: Re: An All Digital Phase Lock Loop
58086: 03/07/14: Ray Andraka: Re: An All Digital Phase Lock Loop
58087: 03/07/14: Kevin Neilson: Re: An All Digital Phase Lock Loop
58096: 03/07/14: Ray Andraka: Re: An All Digital Phase Lock Loop
58097: 03/07/14: Jason Berringer: Re: An All Digital Phase Lock Loop
58107: 03/07/15: Jay: Re: An All Digital Phase Lock Loop
58219: 03/07/17: Jay: Re: An All Digital Phase Lock Loop
58235: 03/07/17: Mike Treseler: Re: An All Digital Phase Lock Loop
58250: 03/07/18: Rudolf Usselmann: Re: An All Digital Phase Lock Loop
58285: 03/07/18: Ray Andraka: Re: An All Digital Phase Lock Loop
58218: 03/07/17: Kevin Neilson: Re: An All Digital Phase Lock Loop
58141: 03/07/15: Jon Elson: Re: An All Digital Phase Lock Loop
58173: 03/07/16: Ray Andraka: Re: An All Digital Phase Lock Loop
56840: 03/06/17: Gilad Cohen: Automatic FPGA testing
56854: 03/06/17: Mike Treseler: Re: Automatic FPGA testing
56877: 03/06/17: Gilad Cohen: Re: Automatic FPGA testing
56883: 03/06/18: Allan Herriman: Re: Automatic FPGA testing
56843: 03/06/17: Basuki Endah Priyanto: None
56845: 03/06/17: nospam: XST verilog problem
56851: 03/06/17: John_H: Re: XST verilog problem
56935: 03/06/18: Muthu: Re: XST verilog problem
56939: 03/06/19: nospam: Re: XST verilog problem
56973: 03/06/19: Muthu: Re: XST verilog problem
56987: 03/06/20: nospam: Re: XST verilog problem
56846: 03/06/17: Peter Seng: VGA LCD display controller in FPGA
56849: 03/06/17: Charles Krinke: Re: VGA LCD display controller in FPGA
56856: 03/06/17: Gilad Cohen: Simple FEC algorithm
56861: 03/06/17: Eric Smith: Re: Simple FEC algorithm
56871: 03/06/17: Jake Janovetz: Re: Simple FEC algorithm
56873: 03/06/18: Kevin Neilson: Re: Simple FEC algorithm
56892: 03/06/18: Jake Janovetz: Re: Simple FEC algorithm
56858: 03/06/17: Martin Euredjian: Logic removal
56860: 03/06/17: Glen Herrmannsfeldt: Re: Logic removal
56874: 03/06/18: rickman: Re: Logic removal
56863: 03/06/17: Bazaillion: FPGA GPU (Spartan IIe 300K)
56864: 03/06/17: Bazaillion: Re: FPGA GPU (Spartan IIe 300K)
56885: 03/06/18: Falk Brunner: Re: FPGA GPU (Spartan IIe 300K)
56915: 03/06/18: Bazaillion: Re: FPGA GPU (Spartan IIe 300K)
56924: 03/06/18: Eric Crabill: Re: FPGA GPU (Spartan IIe 300K)
56938: 03/06/19: Falk Brunner: Re: FPGA GPU (Spartan IIe 300K)
56947: 03/06/19: Thomas: Re: FPGA GPU (Spartan IIe 300K)
57032: 03/06/21: Matt: Re: FPGA GPU (Spartan IIe 300K)
57150: 03/06/24: Morten Leikvoll: Re: FPGA GPU (Spartan IIe 300K)
57162: 03/06/24: MikeJ: Re: FPGA GPU (Spartan IIe 300K)
57163: 03/06/24: Morten Leikvoll: Re: FPGA GPU (Spartan IIe 300K)
57164: 03/06/24: MikeJ: Re: FPGA GPU (Spartan IIe 300K)
56865: 03/06/17: PanJuHwa: CRC check in Configuration Bitstream
56867: 03/06/17: Prashant: XCV 6000 data sheets
56868: 03/06/18: Peng Cong: Re: XCV 6000 data sheets
56872: 03/06/17: B. Joshua Rosen: Re: XCV 6000 data sheets
56899: 03/06/18: Peter Alfke: Re: XCV 6000 data sheets
56901: 03/06/18: Peter Alfke: Re: XCV 6000 data sheets
56972: 03/06/19: Prashant: Re: XCV 6000 data sheets
56869: 03/06/17: PanJuHwa: CRC check in Virtex Bitstream
56870: 03/06/17: PanJuHwa: Configuring Virtex with rbt files
56879: 03/06/18: Peter Seng: Re: Configuring Virtex with rbt files
56881: 03/06/18: Philip Freidin: Re: Configuring Virtex with rbt files
56927: 03/06/18: PanJuHwa: Re: Configuring Virtex with rbt files
56932: 03/06/19: Philip Freidin: Re: Configuring Virtex with rbt files
56876: 03/06/17: Nagaraj: FPGA to Custom ASIC ??
56884: 03/06/18: Ansgar Bambynek: Re: FPGA to Custom ASIC ??
56890: 03/06/18: Amit: Re: FPGA to Custom ASIC ??
56897: 03/06/18: Austin Lesea: Re: FPGA to Custom ASIC ??
56909: 03/06/19: Jim Granville: Re: FPGA to Custom ASIC ??
56928: 03/06/18: Jerry: Re: FPGA to Custom ASIC ??
56880: 03/06/18: Iode: Cyclone vs. Acex consumption?
56898: 03/06/18: rickman: Re: Cyclone vs. Acex consumption?
56900: 03/06/18: Austin Lesea: Re: Cyclone vs. Acex consumption?
56905: 03/06/18: rickman: Re: Cyclone vs. Acex consumption?
56906: 03/06/18: Austin Lesea: Re: Cyclone vs. Acex consumption?
56922: 03/06/18: rickman: Re: Cyclone vs. Acex consumption?
56949: 03/06/19: Austin Lesea: No longer talking about power consumption....
56968: 03/06/19: rickman: Re: No longer talking about power consumption....
57002: 03/06/20: John_H: Re: No longer talking about power consumption....
57019: 03/06/20: rickman: Re: No longer talking about power consumption....
57022: 03/06/20: Nicholas C. Weaver: Re: No longer talking about power consumption....
57027: 03/06/20: rickman: Re: No longer talking about power consumption....
56907: 03/06/18: Peter Alfke: Re: Cyclone vs. Acex consumption?
56923: 03/06/18: rickman: Re: Cyclone vs. Acex consumption?
56910: 03/06/19: Jim Granville: Re: Cyclone vs. Acex consumption?
56912: 03/06/18: Austin Lesea: Re: Cyclone vs. Acex consumption?
56942: 03/06/19: Iode: Re: Cyclone vs. Acex consumption?
56957: 03/06/19: Austin Lesea: Re: How one specifies Icco, Iccint quiescent...
56958: 03/06/19: Austin Lesea: 0.13u leakage
56966: 03/06/19: rickman: Re: Cyclone vs. Acex consumption?
56959: 03/06/19: Eric Smith: Re: Cyclone vs. Acex consumption?
56963: 03/06/19: Austin Lesea: Re: Cyclone vs. Acex consumption?
56882: 03/06/18: Martin Sauer: Fuse Map for Xilinx XPLA3
56886: 03/06/18: Martin Sauer: User Electronic Signature in Xilinx XPLA3
56887: 03/06/18: Muhammad Khan: Tristate
56961: 03/06/19: Sandeep: Re: Tristate
56888: 03/06/18: MACEI'S: BCH or Hamming Code
56891: 03/06/18: Kolja Sulimma: Re: BCH or Hamming Code
56889: 03/06/18: Ken: Xilinx ISE is putting this signal assignment in the wrong timing constraint group...
56952: 03/06/19: Francisco Rodriguez: Re: Xilinx ISE is putting this signal assignment in the wrong timing constraint group...
56896: 03/06/18: Isaac: WR/RD Problem
56902: 03/06/18: rickman: Re: WR/RD Problem
56903: 03/06/18: Niv: Re: WR/RD Problem
56911: 03/06/18: Erwan: Data organization for DSP on FPGA
56913: 03/06/18: Richard Erlacher: applying SCHMITT_TRIGGER to CoolRunner-II CPLD's
56951: 03/06/19: Arthur: Re: applying SCHMITT_TRIGGER to CoolRunner-II CPLD's
57159: 03/06/24: Richard Erlacher: Re: applying SCHMITT_TRIGGER to CoolRunner-II CPLD's
57090: 03/06/23: Arthur: Re: applying SCHMITT_TRIGGER to CoolRunner-II CPLD's
56914: 03/06/18: Richard Erlacher: defective netlist in ISE 5.2.03
57156: 03/06/24: Richard Erlacher: Re: defective netlist in ISE 5.2.03
56918: 03/06/18: Madhura P: Design Validation
56925: 03/06/18: Christopher: Altera FPGA
56930: 03/06/19: Jean Nicolle: Re: Altera FPGA
56956: 03/06/19: Paul Cousoulis: Re: Altera FPGA
56960: 03/06/19: Leon Heller: Re: Altera FPGA
57086: 03/06/23: ted: Re: Altera FPGA
57206: 03/06/25: Ben Twijnstra: Re: Altera FPGA
56929: 03/06/18: PanJuHwa: Partial Reconfiguration with BITGEN
57001: 03/06/20: Steve Casselman: Re: Partial Reconfiguration with BITGEN
56934: 03/06/19: Thomas: bidirectional bus (tristate issue)
56941: 03/06/19: Francisco Rodriguez: Re: bidirectional bus (tristate issue)
56937: 03/06/19: Miele di Vespa: porting Jam STAPL Player Version 2.3 to MS-DOS
56943: 03/06/19: Isaac: Port Mode
56945: 03/06/19: Thomas: Re: Port Mode
56978: 03/06/20: Mario Trams: Re: Port Mode
56979: 03/06/20: Mario Trams: Re: Port Mode
56944: 03/06/19: Fei: Investment in FPGA
56977: 03/06/20: Mario Trams: Re: Investment in FPGA
56964: 03/06/19: =?ISO-8859-1?Q?Mois=E9s?=: Partial Reconfiguration
57003: 03/06/20: Steve Casselman: Re: Partial Reconfiguration
57021: 03/06/20: rickman: Re: Partial Reconfiguration
56974: 03/06/19: Kuan Zhou: How to design an adaptive filter
56975: 03/06/20: SP: FPGA device + CPU
56976: 03/06/20: Mario Trams: Re: FPGA device + CPU
56980: 03/06/20: g. giachella: Re: FPGA device + CPU
56988: 03/06/20: Michael Dales: Re: FPGA device + CPU
57876: 03/07/09: John Williams: Re: FPGA device + CPU
56981: 03/06/20: Frank Zampa: Output signal problem.
57004: 03/06/20: Mike Treseler: Re: Output signal problem.
57011: 03/06/20: cfk: Re: Output signal problem.
56982: 03/06/20: Basuki Endah Priyanto: Xilinx --> WARNING:DesignRules:372
57056: 03/06/22: Uwe Bonnes: Re: Xilinx --> WARNING:DesignRules:372
58189: 03/07/16: Ray Andraka: Re: Xilinx --> WARNING:DesignRules:372
56983: 03/06/20: Nial Stewart: Perl Testbench generator
56985: 03/06/20: Moises Cambra: Multiple clock generation and maybe FIFO
56989: 03/06/20: Falk Brunner: Re: Multiple clock generation and maybe FIFO
57008: 03/06/20: Peter Alfke: Re: Multiple clock generation and maybe FIFO
56986: 03/06/20: MACEI'S: Is this is possible???
57059: 03/06/22: Naveed: Re: Is this is possible???
56990: 03/06/20: Falk Brunner: Re: Please help with clock signal
56991: 03/06/20: Paul Urbanus: PALs, GALs and ABEL
56996: 03/06/20: Mikeandmax: Re: PALs, GALs and ABEL
57009: 03/06/20: Bertram Geiger: Re: PALs, GALs and ABEL
57014: 03/06/20: Mark Moyer: Re: PALs, GALs and ABEL
57039: 03/06/21: Rick Haver: Re: PALs, GALs and ABEL
57160: 03/06/24: Richard Erlacher: Re: PALs, GALs and ABEL
57171: 03/06/25: Jim Granville: Re: PALs, GALs and ABEL
56992: 03/06/20: Antti Lukats: Virtex II Pro FF896 socket
56994: 03/06/20: Keith Williams: Re: Virtex II Pro FF896 socket
57361: 03/06/28: Antti Lukats: Re: Virtex II Pro FF896 socket
56993: 03/06/20: danyxp: Virtex-E boards
56995: 03/06/20: Matthias Dyer: User Core OPB Problem (EDK3.2)
56999: 03/06/20: Martin Schoeberl: Quartus bug or wrong VHDL?
57000: 03/06/20: Egbert Molenkamp: Re: Quartus bug or wrong VHDL?
57006: 03/06/20: Ralf Hildebrandt: Re: Quartus bug or wrong VHDL?
57010: 03/06/20: Martin Schoeberl: Re: Quartus bug or wrong VHDL?
57026: 03/06/21: Ken McElvain: Re: Quartus bug or wrong VHDL?
57028: 03/06/20: rickman: Re: Quartus bug or wrong VHDL?
57029: 03/06/20: Rob Dekker: Re: Quartus bug or wrong VHDL?
57035: 03/06/21: Martin Schoeberl: Re: Quartus bug or wrong VHDL?
57117: 03/06/24: Paul Leventis: Re: Quartus bug or wrong VHDL?
57007: 03/06/20: Albert Tsai: Reducing synthesize time for state machines
57013: 03/06/20: Mike Treseler: Re: Reducing synthesize time for state machines
57040: 03/06/21: Albert Tsai: Re: Reducing synthesize time for state machines
57041: 03/06/21: Bob Perlman: Re: Reducing synthesize time for state machines
57045: 03/06/22: Lasse Langwadt Christensen: Re: Reducing synthesize time for state machines
57015: 03/06/20: Ed Stevens: Please help with clock signal
57030: 03/06/20: Ed Stevens: Re: Please help with clock signal
57036: 03/06/21: Falk Brunner: Re: Please help with clock signal
57043: 03/06/21: Ed Stevens: Re: Please help with clock signal
57016: 03/06/20: Matt Ettus: Cyclone Migration EP1C6 to EP1C12
57024: 03/06/20: Khim Bittle: Re: Cyclone Migration EP1C6 to EP1C12
57017: 03/06/20: Denis Gleeson: FPGA configure through a PC parallel port.
57033: 03/06/21: Philip Freidin: Re: FPGA configure through a PC parallel port.
57020: 03/06/20: ouadid abdelkarim: How to trace the FPGA signals without a logical analyzer?
57025: 03/06/20: Steve Lass: Re: How to trace the FPGA signals without a logical analyzer?
57023: 03/06/20: ben cohen: Re: Bidirectional bus (tristate issue) // with ABV comments
57034: 03/06/21: Thomas: Re: Bidirectional bus (tristate issue) // with ABV comments
57031: 03/06/20: Christopher: Quartus II VHDL 2 modules
57037: 03/06/21: Martin Schoeberl: Quartus / Leonardo frustration
57042: 03/06/21: Paul Leventis: Re: Quartus / Leonardo frustration
57038: 03/06/21: P. Prasad: Interfaces in Handelc
57410: 03/06/30: Alan Fitch: Re: Interfaces in Handelc
57827: 03/07/07: Noel Klonsky: Re: Interfaces in Handelc
57044: 03/06/21: PanJuHwa: Convert rbt to bit
57046: 03/06/22: Philip Freidin: Re: Convert rbt to bit
57050: 03/06/22: PanJuHwa: Re: Convert rbt to bit
57084: 03/06/23: rickman: Re: Convert rbt to bit
57047: 03/06/22: John K.: What's the difference between ASIC and FPGA?
57051: 03/06/22: Xanatos: Re: What's the difference between ASIC and FPGA?
57053: 03/06/22: kryten_droid: Re: What's the difference between ASIC and FPGA?
57062: 03/06/23: Jay: Re: What's the difference between ASIC and FPGA?
57070: 03/06/23: Thomas Stanka: Re: What's the difference between ASIC and FPGA?
57048: 03/06/22: Naveed: "Ethernet only" network
57052: 03/06/22: Karsten Becker: Re: "Ethernet only" network
57058: 03/06/22: Naveed: Re: "Ethernet only" network
57061: 03/06/23: Marc Van Riet: Re: "Ethernet only" network
57049: 03/06/22: Naveed: Difference between ASIC and FPGA
57055: 03/06/22: m.: vga controller
57066: 03/06/22: Andras Tantos: Re: vga controller
57067: 03/06/23: Martin Euredjian: Re: vga controller
57076: 03/06/23: kryten_droid: Re: vga controller
57077: 03/06/23: Martin Euredjian: Re: vga controller
57079: 03/06/23: mike: Re: vga controller
57099: 03/06/23: Martin Euredjian: Re: vga controller
57101: 03/06/23: Martin Euredjian: Re: vga controller
57057: 03/06/22: Jean Nicolle: fpga4fun
57069: 03/06/23: Allan Herriman: Re: fpga4fun
57089: 03/06/23: Jean Nicolle: Re: fpga4fun
57122: 03/06/24: Allan Herriman: Re: fpga4fun
57179: 03/06/25: Jean Nicolle: Re: fpga4fun
57183: 03/06/25: Allan Herriman: Re: fpga4fun
57060: 03/06/22: Naveed: Implementing standard DDR module with Cyclone 1C6 (240PQFP)
57063: 03/06/23: Paul Leventis: Re: Implementing standard DDR module with Cyclone 1C6 (240PQFP)
57065: 03/06/23: Carl: Re: Implementing standard DDR module with Cyclone 1C6 (240PQFP)
57078: 03/06/23: Paul Leventis: Re: Implementing standard DDR module with Cyclone 1C6 (240PQFP)
57296: 03/06/27: Carl: Re: Implementing standard DDR module with Cyclone 1C6 (240PQFP)
57118: 03/06/24: Paul Leventis: Re: Implementing standard DDR module with Cyclone 1C6 (240PQFP)
57064: 03/06/23: Jay: Virtex-II's IO Level?
57075: 03/06/23: Falk Brunner: Re: Virtex-II's IO Level?
57080: 03/06/23: Austin Lesea: Re: Virtex-II's IO Level?
57068: 03/06/23: tk: JBits and Virtex II Pro
57104: 03/06/23: T. Irmen: Re: JBits and Virtex II Pro
57071: 03/06/23: Kelvin Tsai @ Singapore: MIPS instruction set?
57103: 03/06/23: Eric Smith: Re: MIPS instruction set?
57116: 03/06/23: B. Joshua Rosen: Re: MIPS instruction set?
57125: 03/06/23: Eric Smith: Re: MIPS instruction set?
57126: 03/06/24: Nicholas C. Weaver: Re: MIPS instruction set?
57139: 03/06/24: Sander Vesik: Re: MIPS instruction set?
57331: 03/06/27: Nicholas C. Weaver: Re: MIPS instruction set?
57342: 03/06/27: Sander Vesik: Re: MIPS instruction set?
57344: 03/06/27: Nicholas C. Weaver: Re: MIPS instruction set?
57369: 03/06/28: Sander Vesik: Re: MIPS instruction set?
57119: 03/06/24: Kenneth Seefried: Re: MIPS instruction set?
57124: 03/06/23: Eric Smith: Re: MIPS instruction set?
57415: 03/06/30: Michael S: Re: MIPS instruction set?
57132: 03/06/24: Leon Heller: Re: MIPS instruction set?
57136: 03/06/24: Petter Gustad: Re: MIPS instruction set?
57315: 03/06/27: Petter Gustad: Re: MIPS instruction set?
57407: 03/06/30: Luiz Carlos: Re: MIPS instruction set?
57449: 03/06/30: Sander Vesik: Re: MIPS instruction set?
57475: 03/07/01: Luiz Carlos: Re: MIPS instruction set?
58464: 03/07/23: saran: Re: MIPS instruction set?
57072: 03/06/23: Thomas: ModelSim 5.7 and xilinx libraries
57073: 03/06/23: Matthias Dyer: Re: ModelSim 5.7 and xilinx libraries
57087: 03/06/23: Thomas: Re: ModelSim 5.7 and xilinx libraries
57325: 03/06/27: Tolga: Re: ModelSim 5.7 and xilinx libraries
57328: 03/06/27: Thomas: Re: ModelSim 5.7 and xilinx libraries
57354: 03/06/28: <hamish@cloud.net.au>: Re: ModelSim 5.7 and xilinx libraries
57074: 03/06/23: Basuki Endah Priyanto: Equivalent Gate Count ??
57081: 03/06/23: B. Joshua Rosen: Re: Equivalent Gate Count ??
57082: 03/06/23: Erik Bolton: Programmable Delay (not clock driven)
57085: 03/06/23: rickman: Re: Programmable Delay (not clock driven)
57097: 03/06/23: Rene Tschaggelar: Re: Programmable Delay (not clock driven)
57096: 03/06/23: Rene Tschaggelar: Re: Programmable Delay (not clock driven)
57098: 03/06/23: Uwe Bonnes: Re: Programmable Delay (not clock driven)
57107: 03/06/24: Jim Granville: Re: Programmable Delay (not clock driven)
57110: 03/06/23: Peter Alfke: Re: Programmable Delay (not clock driven)
57137: 03/06/24: Thomas Stanka: Re: Programmable Delay (not clock driven)
57144: 03/06/24: Morten Leikvoll: Re: Programmable Delay (not clock driven)
57584: 03/07/02: Erik Bolton: Re: Programmable Delay (not clock driven)
57083: 03/06/23: Haytham: Programming xc95144 using parallel IV cable
57091: 03/06/23: Arthur: Re: Programming xc95144 using parallel IV cable
57088: 03/06/23: Bernard: compxlib windows nt and ncsim
57092: 03/06/23: y_p_w: Q: regarding I2C protocols
57093: 03/06/23: Tauno Voipio: Re: regarding I2C protocols
57094: 03/06/23: rickman: Re: regarding I2C protocols
57095: 03/06/23: Tauno Voipio: Re: regarding I2C protocols
57105: 03/06/23: rickman: Re: regarding I2C protocols
57130: 03/06/24: y_p_w: Re: regarding I2C protocols
57141: 03/06/24: rickman: Re: regarding I2C protocols
57151: 03/06/24: CBFalconer: Re: regarding I2C protocols
57153: 03/06/24: Tauno Voipio: Re: regarding I2C protocols
57155: 03/06/24: y_p_w: Re: regarding I2C protocols
57165: 03/06/24: kryten_droid: Re: regarding I2C protocols
57106: 03/06/23: carel harmsen: Re: regarding I2C protocols
57113: 03/06/23: y_p_w: Re: regarding I2C protocols
57138: 03/06/24: Gerard: Re: regarding I2C protocols
57114: 03/06/24: kryten_droid: Re: regarding I2C protocols
57102: 03/06/23: Wolfgang Denk: Re: Q: regarding I2C protocols
57108: 03/06/24: Jim Granville: Re: Q: regarding I2C protocols
57100: 03/06/23: Tom McCarthy: FPGA/ASIC Rework, Repair, replacement
57109: 03/06/23: dosextender: Bus Mastering DMA
57111: 03/06/23: Chris Carlen: ISE Webpack : "zipfile not found"
57112: 03/06/23: Chris Carlen: Xilinx ISE Webpack on Linux?
57115: 03/06/23: B. Joshua Rosen: Re: Xilinx ISE Webpack on Linux?
57133: 03/06/24: Leon Heller: Re: Xilinx ISE Webpack on Linux?
57134: 03/06/24: Uwe Bonnes: Re: Xilinx ISE Webpack on Linux?
57120: 03/06/23: gcaw: Power sequencing on EP20K400E
57286: 03/06/26: Greg Steinke: Re: Power sequencing on EP20K400E
57121: 03/06/23: Christopher: Quartus design Module Help
57123: 03/06/23: H. Peter Anvin: Quartus II for Linux
57131: 03/06/24: Petter Gustad: Re: Quartus II for Linux
57167: 03/06/24: Paul Leventis: Re: Quartus II for Linux
57169: 03/06/24: Subroto Datta: Re: Quartus II for Linux
57175: 03/06/25: leon qin: Re: Quartus II for Linux
57176: 03/06/24: H. Peter Anvin: Re: Quartus II for Linux
57205: 03/06/25: Ben Twijnstra: Re: Quartus II for Linux
57127: 03/06/24: hosein nooriaan: stratix IO pins during configuration
57128: 03/06/24: Lelik Bolik: How to get 27MHz from 10 MHz in FPGA???
57145: 03/06/24: Peter Alfke: Re: How to get 27MHz from 10 MHz in FPGA???
57149: 03/06/24: Alvin Andries: Re: How to get 27MHz from 10 MHz in FPGA???
57152: 03/06/24: Peter Alfke: Re: How to get 27MHz from 10 MHz in FPGA???
57534: 03/07/02: Glen Herrmannsfeldt: Re: How to get 27MHz from 10 MHz in FPGA???
57566: 03/07/02: Peter Alfke: Re: How to get 27MHz from 10 MHz in FPGA???
57591: 03/07/02: Peter Alfke: Re: How to get 27MHz from 10 MHz in FPGA???
57154: 03/06/24: Brad Eckert: Re: How to get 27MHz from 10 MHz in FPGA???
57287: 03/06/26: Greg Steinke: Re: How to get 27MHz from 10 MHz in FPGA???
73734: 04/09/28: H. Peter Anvin: Re: How to get 27MHz from 10 MHz in FPGA???
74021: 04/10/02: Subroto Datta: Re: How to get 27MHz from 10 MHz in FPGA???
57129: 03/06/24: <hamish@cloud.net.au>: Transfer between clock domains at 350 MHz
57142: 03/06/24: Marc Randolph: Re: Transfer between clock domains at 350 MHz
57168: 03/06/24: <hamish@cloud.net.au>: Re: Transfer between clock domains at 350 MHz
57174: 03/06/24: Symon: Re: Transfer between clock domains at 350 MHz
57146: 03/06/24: Peter Alfke: Re: Transfer between clock domains at 350 MHz
57172: 03/06/25: <hamish@cloud.net.au>: Re: Transfer between clock domains at 350 MHz
57148: 03/06/24: Morten Leikvoll: Re: Transfer between clock domains at 350 MHz
57173: 03/06/25: <hamish@cloud.net.au>: Re: Transfer between clock domains at 350 MHz
57214: 03/06/25: cde: Re: Transfer between clock domains at 350 MHz
57140: 03/06/24: Anthony Ellis: Microblaze : Modelsim errors
57143: 03/06/24: Morten Leikvoll: Xilinx par at max effort
57311: 03/06/27: <hamish@cloud.net.au>: Re: Xilinx par at max effort
57424: 03/06/30: ed: Re: Xilinx par at max effort
57147: 03/06/24: GC: Quartus II - Acex1k - Routing resources
57157: 03/06/24: Rene Tschaggelar: Re: Quartus II - Acex1k - Routing resources
57177: 03/06/25: GC: Re: Quartus II - Acex1k - Routing resources
57182: 03/06/25: Rene Tschaggelar: Re: Quartus II - Acex1k - Routing resources
57187: 03/06/25: Vaughn Betz: Re: Quartus II - Acex1k - Routing resources
57161: 03/06/24: eric: Xilinx EDK examples from Website
57360: 03/06/28: Antti Lukats: Re: Xilinx EDK examples from Website
57371: 03/06/28: eric: Re: Xilinx EDK examples from Website
57429: 03/06/30: Antti Lukats: Re: Xilinx EDK examples from Website
57170: 03/06/24: Bob: scaling fixed point fft
57178: 03/06/25: Martin Thompson: Re: scaling fixed point fft
57220: 03/06/25: SavageLiu: Re: scaling fixed point fft
57864: 03/07/08: Ray Andraka: Re: scaling fixed point fft
57180: 03/06/25: tk: ERROR:iMPACT:583
57204: 03/06/25: Neil Glenn Jacobson: Re: ERROR:iMPACT:583
57226: 03/06/26: tk: Re: ERROR:iMPACT:583
57235: 03/06/26: tk: Re: ERROR:iMPACT:583
57349: 03/06/27: Neil Glenn Jacobson: Re: ERROR:iMPACT:583
57184: 03/06/25: Holger Veit: Re: Interfacing IDE
57185: 03/06/25: nospam: Re: Interfacing IDE
57188: 03/06/25: Austin Lesea: Re: Interfacing IDE
57190: 03/06/25: nospam: Re: Interfacing IDE
57195: 03/06/25: Austin Lesea: Re: Interfacing IDE
57189: 03/06/25: C.W. THomas: Re: Interfacing IDE
57196: 03/06/25: marlboro: Re: Interfacing IDE
57222: 03/06/25: Ray Andraka: Re: Interfacing IDE
57186: 03/06/25: Willem Oosthuizen: Re: Interfacing IDE
57191: 03/06/25: Austin Lesea: Re: Interfacing IDE
57192: 03/06/25: Robert Myers: Eighty layers of metal!
57240: 03/06/26: Bernd Paysan: Re: Eighty layers of metal!
57304: 03/06/27: Martin Thompson: Re: Eighty layers of metal!
57309: 03/06/27: Chris Torek: Re: Eighty layers of metal!
57313: 03/06/27: <mayan@sandbridgetech.com>: Re: Eighty layers of metal!
57318: 03/06/27: Paul Leventis: Re: Eighty layers of metal!
57320: 03/06/27: Bernd Paysan: Re: Eighty layers of metal!
57322: 03/06/27: Del Cecchi: Re: Eighty layers of metal!
57193: 03/06/25: Austin Lesea: Re: Interfacing IDE
57194: 03/06/25: Peter Alfke: Re: Interfacing IDE
57197: 03/06/25: Chris Carlen: Webpack 5.2i can't synthesize
57278: 03/06/26: Bill Hanna: Re: Webpack 5.2i can't synthesize
57198: 03/06/25: GpsBob: Microblaze uP as component
57358: 03/06/28: Antti Lukats: Re: Microblaze uP as component
57432: 03/06/30: Ryan Laity: Re: Microblaze uP as component
57199: 03/06/25: <eawckyegcy@yahoo.com>: Xilinx XC3430A
57210: 03/06/25: Peter Alfke: Re: Xilinx XC3430A
57200: 03/06/25: Markus Meng: Max Allowable Clock Skew on local Clocks - Spartan-II -5
57208: 03/06/25: Peter Alfke: Re: Max Allowable Clock Skew on local Clocks - Spartan-II -5
57209: 03/06/25: Markus Meng: Re: Max Allowable Clock Skew on local Clocks - Spartan-II -5
57201: 03/06/25: Ed Stevens: Interfacing IDE
57213: 03/06/25: Ed Stevens: Re: Interfacing IDE
57290: 03/06/26: brijesh: Re: Interfacing IDE
57202: 03/06/25: Chris Carlen: Xilinx Webpack bugs bugs bugs
57212: 03/06/25: rickman: Re: Xilinx Webpack bugs bugs bugs
57215: 03/06/25: Martin Euredjian: Re: Xilinx Webpack bugs bugs bugs
57365: 03/06/28: Richard Erlacher: Re: Xilinx Webpack bugs bugs bugs
57367: 03/06/28: emanuel stiebler: Schematics, was : Re: Xilinx Webpack bugs bugs bugs
57413: 03/06/30: <hamish@cloud.net.au>: Re: Schematics, was : Re: Xilinx Webpack bugs bugs bugs
57376: 03/06/29: rickman: Re: Xilinx Webpack bugs bugs bugs
57382: 03/06/29: Jim Granville: Re: Xilinx Webpack bugs bugs bugs
57217: 03/06/25: Steve Lass: Re: Xilinx Webpack bugs bugs bugs
57263: 03/06/26: Chris Carlen: Re: Xilinx Webpack bugs bugs bugs
57269: 03/06/26: Steve Lass: Re: Xilinx Webpack bugs bugs bugs
57221: 03/06/25: Patrick MacGregor: Re: Xilinx Webpack bugs bugs bugs
57225: 03/06/26: Thomas: Re: Xilinx Webpack bugs bugs bugs
57247: 03/06/26: Patrick MacGregor: Re: Xilinx Webpack bugs bugs bugs
57261: 03/06/26: Thomas: Re: Xilinx Webpack bugs bugs bugs
57262: 03/06/26: Nicholas C. Weaver: Re: Xilinx Webpack bugs bugs bugs
57230: 03/06/26: rickman: Re: Xilinx Webpack bugs bugs bugs
57248: 03/06/26: Patrick MacGregor: Re: Xilinx Webpack bugs bugs bugs
57253: 03/06/26: rickman: Re: Xilinx Webpack bugs bugs bugs
57267: 03/06/26: Patrick MacGregor: Re: Xilinx Webpack bugs bugs bugs
57297: 03/06/27: Kim Enkovaara: Re: Xilinx Webpack bugs bugs bugs
57233: 03/06/26: Martin Thompson: Re: Xilinx Webpack bugs bugs bugs
57251: 03/06/26: Patrick MacGregor: Re: Xilinx Webpack bugs bugs bugs
57301: 03/06/27: Martin Thompson: Re: Xilinx Webpack bugs bugs bugs
57411: 03/06/30: Nial Stewart: Re: Xilinx Webpack bugs bugs bugs
57241: 03/06/26: Marc Randolph: Re: Xilinx Webpack bugs bugs bugs
57243: 03/06/26: Phil Hays: Re: Xilinx Webpack bugs bugs bugs
57242: 03/06/26: David Brown: Re: Xilinx Webpack bugs bugs bugs
57314: 03/06/27: <hamish@cloud.net.au>: Re: Xilinx Webpack bugs bugs bugs
57224: 03/06/26: Thomas: Re: Xilinx Webpack bugs bugs bugs
57227: 03/06/26: Bob Perlman: Re: Xilinx Webpack bugs bugs bugs
57265: 03/06/26: Chris Carlen: Re: Xilinx Webpack bugs bugs bugs
57274: 03/06/26: Bob Perlman: Re: Xilinx Webpack bugs bugs bugs
57284: 03/06/27: Jim Granville: Re: Xilinx Webpack bugs bugs bugs
57289: 03/06/26: Chris Carlen: Re: Xilinx Webpack bugs bugs bugs
57294: 03/06/27: Jim Granville: Re: Abel et al Flows
57203: 03/06/25: James Horn: GAL16V8 reverse compilation
57207: 03/06/25: Neil Franklin: Re: GAL16V8 reverse compilation
57211: 03/06/25: James Horn: Re: GAL16V8 reverse compilation
57219: 03/06/26: Jim Granville: Re: GAL16V8 reverse compilation
57218: 03/06/25: David: Multirate system in fpga
57223: 03/06/25: Ray Andraka: Re: Multirate system in fpga
57228: 03/06/26: tk: Xilinx ML300 JTAG Configuration Problem
57494: 03/07/01: Antti Lukats: Re: Xilinx ML300 JTAG Configuration Problem
57516: 03/07/01: Peter Ryser: Re: Xilinx ML300 JTAG Configuration Problem
57229: 03/06/26: Jay: Everything need a reset?
57238: 03/06/26: Jochen: Re: Everything need a reset?
57258: 03/06/26: John_H: Re: Everything need a reset?
57702: 03/07/03: Yu Haiwen: Re: Everything need a reset?
57563: 03/07/02: Glen Herrmannsfeldt: Re: Everything need a reset?
57600: 03/07/02: jetmarc: Re: Everything need a reset?
57698: 03/07/04: Jay: Re: Everything need a reset?
57231: 03/06/26: P. Prasad: Handelc, Plzzz help
57234: 03/06/26: Felix Madlener: Bitstream description for Virtex2 Pro
57236: 03/06/26: PanJuHwa: Partial Reconfiguration of RC1000
57239: 03/06/26: Santi: CoreGen/Ngdbuild help
57249: 03/06/26: Stephane Guyetant: Re: CoreGen/Ngdbuild help
57308: 03/06/27: Santi: Re: CoreGen/Ngdbuild help
57244: 03/06/26: Arash Salarian: Low-power FPGA
57246: 03/06/26: Willem Oosthuizen: Re: Low-power FPGA
57250: 03/06/26: Morten Leikvoll: Re: Low-power FPGA
57252: 03/06/26: Austin Lesea: Re: Low-power FPGA
57259: 03/06/26: Peter Alfke: Re: Low-power FPGA
57266: 03/06/26: rickman: Re: Low-power FPGA
57270: 03/06/26: Austin Lesea: Re: Low-power FPGA
57281: 03/06/26: Peter Alfke: Re: Low-power FPGA
57292: 03/06/27: Jim Granville: Re: Low-power FPGA
57282: 03/06/26: M.Randelzhofer: Re: Low-power FPGA
57256: 03/06/26: rickman: Re: Low-power FPGA
57245: 03/06/26: Paul Urbanus: Free PAL synth tools (ABEL, PALASM, VHDL, etc.)?
57255: 03/06/26: Bertram Geiger: Re: Free PAL synth tools (ABEL, PALASM, VHDL, etc.)?
57257: 03/06/26: John_H: Re: Free PAL synth tools (ABEL, PALASM, VHDL, etc.)?
57260: 03/06/26: Paul Urbanus: Re: Free PAL synth tools (ABEL, PALASM, VHDL, etc.)?
57272: 03/06/26: Mike Harrison: Re: Free PAL synth tools (ABEL, PALASM, VHDL, etc.)?
57279: 03/06/26: Neil Franklin: Re: Free PAL synth tools (ABEL, PALASM, VHDL, etc.)?
57288: 03/06/27: Jim Granville: Re: Free PAL synth tools (ABEL, PALASM, VHDL, etc.)?
57254: 03/06/26: Stephane Guyetant: content of a LUT
57277: 03/06/26: Neil Franklin: Re: content of a LUT
57264: 03/06/26: Christian Haase: Dynamic Reconfiguration, Virtex II Pro
57273: 03/06/27: tk: Re: Dynamic Reconfiguration, Virtex II Pro
57481: 03/07/01: Christian Haase: Re: Dynamic Reconfiguration, Virtex II Pro
57268: 03/06/26: qlyus: why so many problems Xilinx ?
57271: 03/06/26: Austin Lesea: Re: why so many problems Xilinx ?
57300: 03/06/27: qlyus: Re: why so many problems Xilinx ?
57317: 03/06/27: Martin Thompson: Re: why so many problems Xilinx ?
57326: 03/06/27: Nicholas C. Weaver: Re: why so many problems Xilinx ?
57275: 03/06/26: Peter Alfke: Re: why so many problems Xilinx ?
57276: 03/06/26: Lorenzo Lutti: Re: why so many problems Xilinx ?
57293: 03/06/27: Martin Euredjian: Re: why so many problems Xilinx ?
57298: 03/06/26: qlyus: Re: why so many problems Xilinx ?
57343: 03/06/27: Naveed: Re: why so many problems Xilinx ?
57345: 03/06/27: Nicholas C. Weaver: Re: why so many problems Xilinx ?
57366: 03/06/28: Jon Beniston: Re: why so many problems Xilinx ?
57377: 03/06/29: rickman: Re: why so many problems Xilinx ?
57396: 03/06/29: Peter Alfke: Re: why so many problems Xilinx ?
57348: 03/06/28: Paul Leventis: Re: why so many problems Xilinx ?
57353: 03/06/28: <hamish@cloud.net.au>: Re: why so many problems Xilinx ?
57359: 03/06/28: Ken McElvain: Re: why so many problems Xilinx ?
57364: 03/06/28: Paul Leventis: Re: why so many problems Xilinx ?
57372: 03/06/29: Jim Granville: Re: why so many problems Xilinx ?
57374: 03/06/29: Paul Leventis: Re: why so many problems Xilinx ?
57380: 03/06/29: Jim Granville: Re: why so many problems Xilinx ?
57383: 03/06/29: Paul Leventis: Re: why so many problems Xilinx ?
57384: 03/06/29: Jim Granville: Re: why so many problems Xilinx ?
57352: 03/06/27: rickman: Re: why so many problems Xilinx ?
57368: 03/06/28: Subroto Datta: Re: why so many problems Xilinx ?
57373: 03/06/29: Jim Granville: Re: why so many problems Xilinx ?
57379: 03/06/29: rickman: Re: why so many problems Xilinx ?
57381: 03/06/29: Jim Granville: Re: why so many problems Xilinx ?
57391: 03/06/29: rickman: Re: why so many problems Xilinx ?
57388: 03/06/29: Subroto Datta: Re: why so many problems Xilinx ?
57392: 03/06/29: rickman: Re: why so many problems Xilinx ?
57435: 03/06/30: Steve Casselman: Re: why so many problems Xilinx ?
57452: 03/06/30: rickman: Re: why so many problems Xilinx ?
57486: 03/07/01: Peter Alfke: Re: why so many problems Xilinx ?
57522: 03/07/02: rickman: Re: why so many problems Xilinx ?
57569: 03/07/02: Peter Alfke: Re: why so many problems Xilinx ?
57589: 03/07/02: rickman: Re: why so many problems Xilinx ?
57593: 03/07/02: Steve Lass: Re: why so many problems Xilinx ?
57532: 03/07/02: Tim: Re: why so many problems Xilinx ?
57543: 03/07/02: Paul Leventis: Re: why so many problems Xilinx ?
57571: 03/07/02: Peter Alfke: Re: why so many problems Xilinx ?
57547: 03/07/02: Peter Sommerfeld: Re: why so many problems Xilinx ?
57575: 03/07/02: Mike Treseler: Re: why so many problems Xilinx ?
57280: 03/06/26: Denis Gleeson: XCSO5XL configuration with .bit or .rbt
57283: 03/06/26: Seth: I need a commercial PCI FPGA board, please help
57285: 03/06/26: Garrett Mace: Re: I need a commercial PCI FPGA board, please help
57299: 03/06/27: GlennH: Re: I need a commercial PCI FPGA board, please help
57398: 03/06/30: Yu Shi: FPGA vs. DSP.
57480: 03/07/01: Ralf Hildebrandt: Re: FPGA vs. DSP.
57310: 03/06/27: Bram Stolk: Re: I need a commercial PCI FPGA board, please help
57316: 03/06/27: Paul Leventis: Re: I need a commercial PCI FPGA board, please help
57409: 03/06/30: Felix Madlener: Re: I need a commercial PCI FPGA board, please help
57427: 03/06/30: Peter Sommerfeld: Re: I need a commercial PCI FPGA board, please help
57291: 03/06/27: Richard B. Katz: Program Announcement and Registration Open: 6th MAPLD Int'l Conference
57295: 03/06/27: Ralph Mason: Xlilin xc9572XL Default register values
57302: 03/06/27: Ralph Mason: Re: Xlilin xc9572XL Default register values
57321: 03/06/27: Dennis McCrohan: Re: Xlilin xc9572XL Default register values
57324: 03/06/27: Steven Elzinga: Re: Xlilin xc9572XL Default register values
57378: 03/06/29: Ralph Mason: Re: Xlilin xc9572XL Default register values
57400: 03/06/29: Mike Treseler: Re: Xlilin xc9572XL Default register values
57403: 03/06/30: Ralph Mason: Re: Xlilin xc9572XL Default register values
57402: 03/06/30: Ralph Mason: Re: Xlilin xc9572XL Default register values
57439: 03/06/30: Mike Treseler: Re: Xlilin xc9572XL Default register values
57441: 03/07/01: Ralph Mason: Re: Xlilin xc9572XL Default register values
57484: 03/07/01: Steven Elzinga: Re: Xlilin xc9572XL Default register values
57559: 03/07/02: Steven Elzinga: Re: Xlilin xc9572XL Default register values
57582: 03/07/03: Ralph Mason: Re: Xlilin xc9572XL Default register values
57303: 03/06/27: Kelvin Tsai @ Singapore: Partial reconfiguration of Vertex-2 devices.
57323: 03/06/27: rickman: Re: Partial reconfiguration of Vertex-2 devices.
57330: 03/06/27: jetmarc: Re: Partial reconfiguration of Vertex-2 devices.
57333: 03/06/27: rickman: Re: Partial reconfiguration of Vertex-2 devices.
57356: 03/06/28: Kelvin @ Clementi: Re: Partial reconfiguration of Vertex-2 devices.
57327: 03/06/27: Steve Lass: Re: Partial reconfiguration of Vertex-2 devices.
57335: 03/06/27: Steve Lass: Re: Partial reconfiguration of Vertex-2 devices.
57305: 03/06/27: Darrin Nagy: Offset and falling edge clocks
57306: 03/06/27: Ruth: multiple asychronous resets
57319: 03/06/27: Marc Randolph: Re: multiple asychronous resets
57307: 03/06/27: Santi: IP core generation
57312: 03/06/27: Tim: Spartan2e variable input threshold
57329: 03/06/27: Stephane Guyetant: XAPP132: CLKDLL constraints pb
57336: 03/06/27: Denis Gleeson: Configure an FPGA from the PCs Parallel port. A solution.
57338: 03/06/27: Kasper Pedersen: Re: Configure an FPGA from the PCs Parallel port. A solution.
57363: 03/06/28: Denis Gleeson: Re: Configure an FPGA from the PCs Parallel port. A solution.
57346: 03/06/28: John_H: Re: Configure an FPGA from the PCs Parallel port. A solution.
57337: 03/06/27: Skept: ASIC divider in FPGA?
57341: 03/06/27: Jon Beniston: Re: ASIC divider in FPGA?
57347: 03/06/27: Jerry: Re: ASIC divider in FPGA?
57455: 03/06/30: H. Peter Anvin: Re: ASIC divider in FPGA?
57562: 03/07/02: Glen Herrmannsfeldt: Re: ASIC divider in FPGA?
57339: 03/06/27: Martin Euredjian: STARTUP_WAIT
57393: 03/06/29: Walter Dvorak: Re: STARTUP_WAIT
57340: 03/06/27: Jack: projects for beginners
57545: 03/07/02: Al Williams: Re: projects for beginners
57350: 03/06/27: kris: defparam LUT_4
57351: 03/06/27: B. Joshua Rosen: Re: defparam LUT_4
57492: 03/07/01: Steven Elzinga: Re: defparam LUT_4
57558: 03/07/02: Steven Elzinga: Re: defparam LUT_4
57355: 03/06/28: ah: RS422 to I2C Converter
57357: 03/06/28: rickman: Re: RS422 to I2C Converter
57370: 03/06/28: Ben Nguyen: Can Altera NIOS processor be syntheized on a Flex FPGA
57404: 03/06/30: Fredrik: Re: Can Altera NIOS processor be syntheized on a Flex FPGA
57459: 03/07/01: Ben Nguyen: Re: Can Altera NIOS processor be syntheized on a Flex FPGA
57479: 03/07/01: Fredrik: Re: Can Altera NIOS processor be syntheized on a Flex FPGA
57511: 03/07/01: Jesse Kempa: Re: Can Altera NIOS processor be syntheized on a Flex FPGA
57375: 03/06/29: Khim Bittle: Altera Nios Benchmarks
57385: 03/06/29: Mandilas Antony: clock signals
57390: 03/06/29: Falk Brunner: Re: clock signals
57386: 03/06/29: Mandilas Antony: memory
57387: 03/06/29: Mandilas Antony: Re: memory
57389: 03/06/29: Uwe Bonnes: Re: memory
57458: 03/07/01: Jon Terje Haugland: Re: memory
57518: 03/07/02: Phil Hays: Re: memory
57667: 03/07/03: Jun: Re: memory
57897: 03/07/09: Avrum: Re: memory
57952: 03/07/10: Jun: Re: memory
57971: 03/07/11: Phil Hays: Re: memory
58074: 03/07/14: Jun: Re: memory
58102: 03/07/15: Phil Hays: Re: memory
57395: 03/06/29: Gian: Parallel processing
57405: 03/06/30: Mario Trams: Re: Parallel processing
57650: 03/07/03: Jan Gray: Re: Parallel processing
57397: 03/06/29: William LenihanIii: SPARTAN-3 vs. VIRTEX-II
57401: 03/06/30: rickman: Re: SPARTAN-3 vs. VIRTEX-II
57406: 03/06/30: Luiz Carlos: Re: SPARTAN-3 vs. VIRTEX-II
57419: 03/06/30: rickman: Re: SPARTAN-3 vs. VIRTEX-II
57420: 03/06/30: Nicholas C. Weaver: Re: SPARTAN-3 vs. VIRTEX-II
57436: 03/06/30: Luiz Carlos: Re: SPARTAN-3 vs. VIRTEX-II
57453: 03/06/30: rickman: Re: SPARTAN-3 vs. VIRTEX-II
57454: 03/07/01: Nicholas C. Weaver: Re: SPARTAN-3 vs. VIRTEX-II
57468: 03/07/01: Luiz Carlos: Re: SPARTAN-3 vs. VIRTEX-II
57482: 03/07/01: rickman: Re: SPARTAN-3 vs. VIRTEX-II
57505: 03/07/01: Luiz Carlos: Re: SPARTAN-3 vs. VIRTEX-II
57512: 03/07/01: Peter Alfke: Re: SPARTAN-3 vs. VIRTEX-II
57524: 03/07/02: rickman: Re: SPARTAN-3 vs. VIRTEX-II
57860: 03/07/08: BRANE-NEWS: Re: SPARTAN-3 vs. VIRTEX-II
57879: 03/07/09: rickman: Re: SPARTAN-3 vs. VIRTEX-II
57528: 03/07/02: William LenihanIii: Re: SPARTAN-3 vs. VIRTEX-II
57531: 03/07/02: Tim: Re: SPARTAN-3 vs. VIRTEX-II
57533: 03/07/02: Luiz Carlos: Re: SPARTAN-3 vs. VIRTEX-II
57523: 03/07/02: rickman: Re: SPARTAN-3 vs. VIRTEX-II
57535: 03/07/02: Luiz Carlos: Re: SPARTAN-3 vs. VIRTEX-II
57414: 03/06/30: <hamish@cloud.net.au>: Re: SPARTAN-3 vs. VIRTEX-II
57437: 03/06/30: Bill Hanna: Re: SPARTAN-3 vs. VIRTEX-II
57399: 03/06/29: Kartik Krishnan: Benchmarking FPGA CPU's
57448: 03/06/30: Jon Beniston: Re: Benchmarking FPGA CPU's
57408: 03/06/30: Aziz AhmedSaid: Does anyone know about hardware implementaions of the SVD ?
57564: 03/07/02: Glen Herrmannsfeldt: Re: Does anyone know about hardware implementaions of the SVD ?
57412: 03/06/30: Muthu: Asynchronous RESET?
57423: 03/06/30: Arkadiusz Grzywna: Re: Asynchronous RESET?
57425: 03/06/30: Jonathan Bromley: Re: Asynchronous RESET?
57426: 03/06/30: Muzaffer Kal: Re: Asynchronous RESET?
57428: 03/06/30: Peter Alfke: Re: Asynchronous RESET?
57431: 03/06/30: Peter Alfke: Re: Asynchronous RESET?
57438: 03/06/30: Martin Euredjian: Re: Asynchronous RESET?
57442: 03/06/30: Peter Alfke: Re: Asynchronous RESET?
57471: 03/07/01: Nial Stewart: Re: Asynchronous RESET?
57491: 03/07/01: Peter Alfke: Re: Asynchronous RESET?
57416: 03/06/30: lecroy: ise:Xilinx fires another shot
57417: 03/06/30: lecroy: Re: ise:Xilinx fires another shot
57418: 03/06/30: Michael S: Quartus produces wrong parameters for Stratix PLL
57440: 03/06/30: Subroto Datta: Re: Quartus produces wrong parameters for Stratix PLL
57472: 03/07/01: Michael S: Re: Quartus produces wrong parameters for Stratix PLL
57508: 03/07/01: Subroto Datta: Re: Quartus produces wrong parameters for Stratix PLL
57421: 03/06/30: Jack Smith: advice
57422: 03/06/30: Matthew John Duane: Creating interface with NAND flash
57450: 03/06/30: rickman: Re: Creating interface with NAND flash
57457: 03/07/01: Sandeep Kulkarni: Re: Creating interface with NAND flash
57430: 03/06/30: DK: Cyclone vs Spartan-3
57434: 03/06/30: Nicholas C. Weaver: Re: Cyclone vs Spartan-3
57451: 03/06/30: rickman: Re: Cyclone vs Spartan-3
57520: 03/07/02: Steven K. Knapp: Re: Cyclone vs Spartan-3
57521: 03/07/02: Jim Granville: Re: Cyclone vs Spartan-3
57525: 03/07/02: rickman: Re: Cyclone vs Spartan-3
57530: 03/07/02: David Brown: Re: Cyclone vs Spartan-3
57553: 03/07/02: rickman: Re: Cyclone vs Spartan-3
57622: 03/07/03: David Brown: Re: Cyclone vs Spartan-3
57661: 03/07/03: rickman: Re: Cyclone vs Spartan-3
57674: 03/07/03: Nicholas C. Weaver: Re: Cyclone vs Spartan-3
57676: 03/07/03: David Brown: Re: Cyclone vs Spartan-3
58190: 03/07/16: Ray Andraka: Re: Cyclone vs Spartan-3
58193: 03/07/16: rickman: Re: Cyclone vs Spartan-3
57544: 03/07/02: Brian Davis: Re: Cyclone vs Spartan-3
57554: 03/07/02: Nicholas C. Weaver: Re: Cyclone vs Spartan-3
57585: 03/07/02: rickman: Re: Cyclone vs Spartan-3
57469: 03/07/01: Uwe Bonnes: Re: Cyclone vs Spartan-3
57489: 03/07/01: Peter Alfke: Re: Cyclone vs Spartan-3
57493: 03/07/01: Peter Alfke: Re: Cyclone vs Spartan-3
57495: 03/07/01: Mike Randelzhofer: Re: Cyclone vs Spartan-3
57500: 03/07/01: Peter Alfke: Re: Cyclone vs Spartan-3
57503: 03/07/01: M.Randelzhofer: Re: Cyclone vs Spartan-3
57510: 03/07/01: Peter Alfke: Re: Cyclone vs Spartan-3
58018: 03/07/11: Pete Fraser: Re: Cyclone vs Spartan-3
58019: 03/07/11: Austin Lesea: Re: Cyclone vs Spartan-3
58024: 03/07/12: Nicholas C. Weaver: Re: Cyclone vs Spartan-3
57501: 03/07/01: Uwe Bonnes: Re: Cyclone vs Spartan-3
57598: 03/07/02: Paul Leventis: Re: Cyclone vs Spartan-3
57672: 03/07/03: Marc Randolph: Re: Cyclone vs Spartan-3
57677: 03/07/03: Peter Alfke: Re: Cyclone vs Spartan-3
57689: 03/07/03: Paul Leventis: Re: Cyclone vs Spartan-3
57877: 03/07/09: Ed Henciak: Re: Cyclone vs Spartan-3
57433: 03/06/30: Benoit: PLL with LVDS clk in quartus
57443: 03/06/30: Marlboro: 48bit adder won't fit
57445: 03/06/30: Peter Alfke: Re: 48bit adder won't fit
57446: 03/06/30: Marlboro: Re: 48bit adder won't fit
57467: 03/07/01: Falk Brunner: Re: 48bit adder won't fit
57542: 03/07/02: Glen Herrmannsfeldt: Re: 48bit adder won't fit
57447: 03/06/30: Jean Nicolle: pong game
Site Home Archive Home FAQ Home How to search the Archive How to Navigate the Archive
Compare FPGA features and resources
Threads starting:
Authors:A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
