Site Home   Archive Home   FAQ Home   How to search the Archive   How to Navigate the Archive   
Compare FPGA features and resources   

Threads starting:
1994JulAugSepOctNovDec1994
1995JanFebMarAprMayJunJulAugSepOctNovDec1995
1996JanFebMarAprMayJunJulAugSepOctNovDec1996
1997JanFebMarAprMayJunJulAugSepOctNovDec1997
1998JanFebMarAprMayJunJulAugSepOctNovDec1998
1999JanFebMarAprMayJunJulAugSepOctNovDec1999
2000JanFebMarAprMayJunJulAugSepOctNovDec2000
2001JanFebMarAprMayJunJulAugSepOctNovDec2001
2002JanFebMarAprMayJunJulAugSepOctNovDec2002
2003JanFebMarAprMayJunJulAugSepOctNovDec2003
2004JanFebMarAprMayJunJulAugSepOctNovDec2004
2005JanFebMarAprMayJunJulAugSepOctNovDec2005
2006JanFebMarAprMayJunJulAugSepOctNovDec2006
2007JanFebMarAprMayJunJulAugSepOctNovDec2007
2008JanFebMarAprMayJunJulAugSepOctNovDec2008
2009JanFebMarAprMayJunJulAugSepOctNovDec2009
2010JanFebMarAprMayJunJulAugSepOctNovDec2010
2011JanFebMarAprMayJunJulAugSepOctNovDec2011
2012JanFebMarAprMayJunJulAugSepOctNovDec2012
2013JanFebMarAprMayJunJulAugSepOctNovDec2013
2014JanFebMarAprMayJunJulAugSepOctNovDec2014
2015JanFebMarAprMayJunJulAugSepOctNovDec2015
2016JanFebMarAprMayJunJulAugSepOctNovDec2016
2017JanFebMarAprMayJunJulAugSepOctNovDec2017
2018JanFebMarAprMayJunJulAugSepOctNovDec2018
2019JanFebMarAprMayJunJulAugSepOctNovDec2019
2020JanFebMarAprMay2020

Authors:A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Custom Search

Messages from 129650

Article: 129650
Subject: Re: FPGA's be afraid, very afraid, of my wife!
From: Gabor <gabor@alacron.com>
Date: Sat, 1 Mar 2008 20:06:58 -0800 (PST)
Links: << >>  << T >>  << A >>
On Mar 1, 4:21 pm, Antti <Antti.Luk...@googlemail.com> wrote:
[snip]
> Antti
> PS I did not notice valentines this year (that is I did not know the
> date when it was the day)

Then be sure not to miss March 8th, or there may be more than
FPGA's in fear ;)

Article: 129651
Subject: Re: FPGA's be afraid, very afraid, of my wife!
From: "MM" <mbmsv@yahoo.com>
Date: Sun, 2 Mar 2008 02:21:08 -0500
Links: << >>  << T >>  << A >>
"Antti" <Antti.Lukats@googlemail.com> wrote in message 
news:3757811d-6cdb-49ab-84c5-ddb69f960e72@n77g2000hse.googlegroups.com...
>
> http://www.truedream.org/smile/KnittingWifeSigned.pdf
>

Antti, I am impressed!!!

/Mikhail 



Article: 129652
Subject: Re: HELP > Face/Edge detection on FPGA
From: "MM" <mbmsv@yahoo.com>
Date: Sun, 2 Mar 2008 02:25:32 -0500
Links: << >>  << T >>  << A >>
"sami" <sameemshabbir@gmail.com> wrote in message 
news:15d785ac-2152-46e4-84cd-362923d119f0@41g2000hsc.googlegroups.com...
> Hi all
> I want to implement face detection on fpga
> Is there any free code available
>

1.Start with something much simpler.
2. Why does it have to be in a FPGA?

/Mikhail 



Article: 129653
Subject: Re: DSP Ip Core
From: "MM" <mbmsv@yahoo.com>
Date: Sun, 2 Mar 2008 02:27:51 -0500
Links: << >>  << T >>  << A >>
"Jean-sébastien LEROY" <jean.sebastien.leroy@club-internet.fr> wrote in 
message news:47c7c356$0$21144$7a628cd7@news.club-internet.fr...
> Hello all,
>
> I am looking for a free DSP Ip core (like the OpenCores C54).
>

I don't think it exists and it hardly makes any sense.


/Mikhail 



Article: 129654
Subject: Re: Software for FPGA-based PC scope
From: MikeShepherd564@btinternet.com
Date: Sun, 02 Mar 2008 10:27:14 +0000
Links: << >>  << T >>  << A >>
>>>>...want to design a FPGA-based PC scope
>>>>...May I write this in C++ Builder or Visual Basic...?

>> >C/C++ language is the choice (of weapon). Basic is not an appropriate language.

>> I'd love to hear why "Basic is not an appropriate language".

>Programming in Visual Basic is known to cause severe brain-damage.

This is not a serious response.  Do you have a rational justification
to advise against BASIC?  As I understand it, VB.NET is a powerful
language which supports object-oriented programming and mixed language
development.  If (for example), I have a class written in VB.NET,
C++.NET or C#.NET then I can use it (or even derive from it) in any of
the other languages.  The development environment and compilers for
all these languages are available free from Microsoft.

Perhaps the BASIC with which you are familiar is still limited to
two-character symbols?


>Use C and you only learn one language and one compiler (gcc) for
>Windows, Linux, Mac, 32-bit ARMs, and even 8-bit AVR CPUs.  Even many
>of the API's are the same from AVR to Windows

You are immediately confused between "use" and "learn" by an
assumption that the advised person does not yet know any of these
languages.  It's not clear that this is so.  If he knows both BASIC
and C, then what has learning to do with it?


>You can do all this under Ubuntu Linux...

He said he wants it to run under Windows XP.  You're offering him a
solution to a different problem.


>...many reasons I avoid using MS.

This is just another Linux/Microsoft rant, isn't it?

Article: 129655
Subject: Re: Software for FPGA-based PC scope
From: nico@puntnl.niks (Nico Coesel)
Date: Sun, 02 Mar 2008 11:15:49 GMT
Links: << >>  << T >>  << A >>
MikeShepherd564@btinternet.com wrote:

>>>>>...want to design a FPGA-based PC scope
>>>>>...May I write this in C++ Builder or Visual Basic...?
>
>>> >C/C++ language is the choice (of weapon). Basic is not an appropriate language.
>
>>> I'd love to hear why "Basic is not an appropriate language".
>
>>Programming in Visual Basic is known to cause severe brain-damage.
>
>This is not a serious response.  Do you have a rational justification
>to advise against BASIC?  As I understand it, VB.NET is a powerful
>
>
>>You can do all this under Ubuntu Linux...
>
>He said he wants it to run under Windows XP.  You're offering him a
>solution to a different problem.

Indeed. If the application is limited to Windows, C# is the only sane
way to go nowadays. C# support for Linux is also there (haven't tried
it yet though).

>>...many reasons I avoid using MS.
>
>This is just another Linux/Microsoft rant, isn't it?

I suppose so :-) Personally I like to use the wxwidgets framework
(www.wxwidgets.org). This leaves out 99.9% of the headaches about
cross platform programming. In fact, wxwidgets makes live much easier
when you have to deal with user interfaces, sockets, serial ports,
etc. I even use it on embedded devices running Linux. Too bad there
isn't a decent GUI tool for it.

-- 
Programmeren in Almere?
E-mail naar nico@nctdevpuntnl (punt=.)

Article: 129656
Subject: Re: HELP > Face/Edge detection on FPGA
From: Alex Colvin <alexc@TheWorld.com>
Date: Sun, 2 Mar 2008 13:07:32 +0000 (UTC)
Links: << >>  << T >>  << A >>
>I want to implement face detection on fpga
>Is there any free code available

>Or is there any code for edge detection available.

>Plz help I need ity very much.

let me guess, you have a contract from Homeland Security?

-- 
	mac the naïf

Article: 129657
Subject: Re: Software for FPGA-based PC scope
From: lm317t <lm317t@gmail.com>
Date: Sun, 2 Mar 2008 05:49:56 -0800 (PST)
Links: << >>  << T >>  << A >>
On Mar 2, 5:27 am, MikeShepherd...@btinternet.com wrote:
> >>>>...want to design a FPGA-based PC scope
> >>>>...May I write this in C++ Builder or Visual Basic...?
> >> >C/C++ language is the choice (of weapon). Basic is not an appropriate language.
> >> I'd love to hear why "Basic is not an appropriate language".
> >Programming in Visual Basic is known to cause severe brain-damage.
>
> This is not a serious response.
Ok then we won't take you seriously.
>Do you have a rational justification
> to advise against BASIC?  As I understand it, VB.NET is a powerful
> language which supports object-oriented programming and mixed language
> development.  If (for example), I have a class written in VB.NET,
> C++.NET or C#.NET then I can use it (or even derive from it) in any of
> the other languages.  The development environment and compilers for
> all these languages are available free from Microsoft.
>
Then you are locked into one tool for one platform only.  Now when you
need to program a picoblaze, avr etc you get to learn a tool you could
have been using all along.

> Perhaps the BASIC with which you are familiar is still limited to
> two-character symbols?
??
>
> >Use C and you only learn one language and one compiler (gcc) for
> >Windows, Linux, Mac, 32-bit ARMs, and even 8-bit AVR CPUs.  Even many
> >of the API's are the same from AVR to Windows
>
> You are immediately confused between "use" and "learn" by an
> assumption that the advised person does not yet know any of these
> languages.  It's not clear that this is so.  If he knows both BASIC
> and C, then what has learning to do with it?
You lost me.
>
> >You can do all this under Ubuntu Linux...
>
> He said he wants it to run under Windows XP.  You're offering him a
> solution to a different problem.
Its free advice, you get what you pay for.  I was just telling him
what I wish someone had told me early on before I learned Visual Basic/
C# etc.
>
> >...many reasons I avoid using MS.
>
> This is just another Linux/Microsoft rant, isn't it?
If a rant can exist without an actual  rant, then yes I guess it is.

Article: 129658
Subject: clock generation
From: sriman <srimankk@gmail.com>
Date: Sun, 2 Mar 2008 06:28:51 -0800 (PST)
Links: << >>  << T >>  << A >>
hi

i have a basic doubt in fpga implementation. i am new to this. i have
made a stepper motor controller and implenting it on a DE1 board. i
have no problem in simulation. everything is working fine.
when i am about to program it onto board, i have to do pin
assignments. i have a clock signal and control signals as input and
drive pulses as output. while doing pin assignments on the board i
have given the outputs onto the I/O pins of the board. inoder to give
a clock signal input for my program i have use a inbuilt 50Mhz signal.
it is having a value=PIN_L1. i have given it. but that signal is not
taken by the program when implementing on the borad

so what i need is how to give a clock signal. cant i use that inbuilt
clocks on the board.?

my board supports 24Mhz, 27Mhz and 50 Mhz

Article: 129659
Subject: Re: Software for FPGA-based PC scope
From: Mike Treseler <mike_treseler@comcast.net>
Date: Sun, 02 Mar 2008 07:14:46 -0800
Links: << >>  << T >>  << A >>
MikeShepherd564@btinternet.com wrote:

> He said he wants it to run under Windows XP.  You're offering him a
> solution to a different problem.

He also said,

"So, my question is very general and I would appreciate your advice
 which I need to start up with this since on my own I just feel stuck
 about software for my project."


> This is just another Linux/Microsoft rant, isn't it?

Linux vs xp is a matter of style not substance.
I thought that Brian's posting shows the OP
a plausible alternative to consider.

         -- Mike Treseler



Article: 129660
Subject: Re: Software for FPGA-based PC scope
From: lm317t <lm317t@gmail.com>
Date: Sun, 2 Mar 2008 07:37:09 -0800 (PST)
Links: << >>  << T >>  << A >>
On Mar 2, 10:14 am, Mike Treseler <mike_trese...@comcast.net> wrote:
> MikeShepherd...@btinternet.com wrote:
> > He said he wants it to run under Windows XP.  You're offering him a
> > solution to a different problem.
>
> He also said,
>
> "So, my question is very general and I would appreciate your advice
>  which I need to start up with this since on my own I just feel stuck
>  about software for my project."
>
> > This is just another Linux/Microsoft rant, isn't it?
>
> Linux vs xp is a matter of style not substance.
> I thought that Brian's posting shows the OP
> a plausible alternative to consider.
>
>          -- Mike Treseler

Mike Shephard seems to have a history of these type posts.  This
thread is a good example, he offers criticism of everyone, but no
helpful response to the OP.  In the future I know to ignore and avoid
his annoying alter ego.

My Apologies to the OP for getting so far off subject.

-Brian

Article: 129661
Subject: Synplify crashing
From: rickman <gnuarm@gmail.com>
Date: Sun, 2 Mar 2008 08:57:16 -0800 (PST)
Links: << >>  << T >>  << A >>
I am using the Lattice ispLever tool for their PLDs and I seem to be
having trouble with Synplify.  It crashes frequently and I don't see
any particular reason for it.  It doesn't correspond to any particular
action although there are times when it tries to load a project and
will crash repeatedly at the same point.

I know that FPGA tools are not as robust as we would like, but this is
pretty much ridiculous.  I assume this is atypical?

I am trying Precision to see if it behaves differently, but I haven't
used it enough to tell if it is going to crash.

I have also tried to use the Design Planner and it doesn't seem to
work.  When I invoke it, the log shows, "Launching: 'C:
\ispTOOLS7_0_STRT\ispcpld\bin\flmainappw.exe @lattice.rsb'", and the
cursor gets an hour glass.  But after 5 seconds the hour glass goes
away and nothing more has happened.

Has anyone else seen these issues?


Article: 129662
Subject: Re: Synplify crashing
From: rickman <gnuarm@gmail.com>
Date: Sun, 2 Mar 2008 09:23:29 -0800 (PST)
Links: << >>  << T >>  << A >>
On Mar 2, 11:57 am, rickman <gnu...@gmail.com> wrote:
> I am using the Lattice ispLever tool for their PLDs and I seem to be
> having trouble with Synplify.  It crashes frequently and I don't see
> any particular reason for it.  It doesn't correspond to any particular
> action although there are times when it tries to load a project and
> will crash repeatedly at the same point.
>
> I know that FPGA tools are not as robust as we would like, but this is
> pretty much ridiculous.  I assume this is atypical?
>
> I am trying Precision to see if it behaves differently, but I haven't
> used it enough to tell if it is going to crash.
>
> I have also tried to use the Design Planner and it doesn't seem to
> work.  When I invoke it, the log shows, "Launching: 'C:
> \ispTOOLS7_0_STRT\ispcpld\bin\flmainappw.exe @lattice.rsb'", and the
> cursor gets an hour glass.  But after 5 seconds the hour glass goes
> away and nothing more has happened.
>
> Has anyone else seen these issues?

A little more info.  I found forums on the Lattice site where I found
others with a similar problem, but supposedly fixed six months ago.  I
can start the Design Planner separately, but when I load my design
file (.ngd) the program is blown away trying to read address 0.  I
found however, that it will read the .ncd file and open.  I assume it
is trying to open the .ngd file when I use the IDE.


Article: 129663
Subject: Re: Software for FPGA-based PC scope
From: Jeff Cunningham <jcc@sover.net>
Date: Sun, 02 Mar 2008 13:48:38 -0500
Links: << >>  << T >>  << A >>
MikeShepherd564@btinternet.com wrote:

>> Programming in Visual Basic is known to cause severe brain-damage.
> 
> This is not a serious response.  Do you have a rational justification
> to advise against BASIC?

Actually, IMHO it is a very serious response. I worked on a project 
where the software was over a year late due in large part to 
misunderstandings about what Visual Basic could do.

-Jeff

Article: 129664
Subject: Re: Software for FPGA-based PC scope
From: MikeShepherd564@btinternet.com
Date: Sun, 02 Mar 2008 18:51:55 +0000
Links: << >>  << T >>  << A >>
>Mike Shephard (sic) seems to have a history of these type posts.  This
>thread is a good example, he offers criticism of everyone, but no
>helpful response to the OP.  In the future I know to ignore and avoid
>his annoying alter ego (sic).

That's right.  I have a "history" of "these type" posts and "these
type" posts are likely to continue.

People come to the news group looking for practical information but
are often met with inane advice like "Programming in Visual Basic is
known to cause severe brain-damage".  You view appears to be that your
contribution is valuable "per se", even where you cannot justify what
you write.  Your defence is "Its free advice, you get what you pay
for".  If indeed the advice is worthless, why post it?

What you find uncomfortable in my posts is that I first examine what
has been written to determine whether it can be justified.  When I
find statements which are usually heard while propping up a bar (like
your logical fallacy "Use C and you only learn one language..."), I do
not fear to point that out.  I see no point in proceeding to the
technical matter until the misleading drivel is set aside.

Article: 129665
Subject: Re: Software for FPGA-based PC scope
From: nico@puntnl.niks (Nico Coesel)
Date: Sun, 02 Mar 2008 19:07:04 GMT
Links: << >>  << T >>  << A >>
Jeff Cunningham <jcc@sover.net> wrote:

>MikeShepherd564@btinternet.com wrote:
>
>>> Programming in Visual Basic is known to cause severe brain-damage.
>> 
>> This is not a serious response.  Do you have a rational justification
>> to advise against BASIC?
>
>Actually, IMHO it is a very serious response. I worked on a project 
>where the software was over a year late due in large part to 
>misunderstandings about what Visual Basic could do.

Which in turn is probably caused by lack of experience. So any
language would have caused the project te be delayed by a year. Hiring
better programmers would have been the sensible thing to do. The way I
see it a programmer is like a tool. 'It' does something well when
operating within its capabilities (=language known best).

-- 
Programmeren in Almere?
E-mail naar nico@nctdevpuntnl (punt=.)

Article: 129666
Subject: Re: Software for FPGA-based PC scope
From: Mike Treseler <mike_treseler@comcast.net>
Date: Sun, 02 Mar 2008 11:12:29 -0800
Links: << >>  << T >>  << A >>
MikeShepherd564@btinternet.com wrote:

> That's right.  I have a "history" of "these type" posts and "these
> type" posts are likely to continue.

Here's my workaround using the thunderbird news reader:
 1. Click on the offending posting.
 2. Message, Create Filter from Message, OK, Close.

*plonk*

Article: 129667
Subject: FPGA/CPLD group on LinkedIn
From: wmwmurray@gmail.com
Date: Sun, 2 Mar 2008 12:59:24 -0800 (PST)
Links: << >>  << T >>  << A >>
FPGA/CPLD group on LinkedIn

    http://www.linkedin.com/e/gis/56713/3CC3BF77FD22

Group for People Involved In the Design and Verification of FPGA's and
CPLD's to Exchange Idea's and Techniques.  You should have FPGA/CPLD
Design/Verification on your Profile to Join.  (The focus is more on
FPGA/CPLD in the product as opposed to FPGA's solely as a path to an
ASIC)

Article: 129668
Subject: Re: FPGA/CPLD group on LinkedIn
From: sky465nm@trline5.org
Date: Sun, 2 Mar 2008 22:15:46 +0100 (CET)
Links: << >>  << T >>  << A >>
wmwmurray@gmail.com wrote:
>FPGA/CPLD group on LinkedIn

>    http://www.linkedin.com/e/gis/56713/3CC3BF77FD22

>Group for People Involved In the Design and Verification of FPGA's and
>CPLD's to Exchange Idea's and Techniques.  You should have FPGA/CPLD
>Design/Verification on your Profile to Join.  (The focus is more on
>FPGA/CPLD in the product as opposed to FPGA's solely as a path to an
>ASIC)

I prefer NNTP over webbforums that is pumped full of the latest webb-fad from
the webmaster. Thread structure often missing.

Article: 129669
Subject: Re: Software for FPGA-based PC scope
From: lm317t <lm317t@gmail.com>
Date: Sun, 2 Mar 2008 14:38:54 -0800 (PST)
Links: << >>  << T >>  << A >>
It is likely many here will appreciate that tip ;)

On Mar 2, 2:12 pm, Mike Treseler <mike_trese...@comcast.net> wrote:
> MikeShepherd...@btinternet.com wrote:
> > That's right.  I have a "history" of "these type" posts and "these
> > type" posts are likely to continue.
>
> Here's my workaround using the thunderbird news reader:
>  1. Click on the offending posting.
>  2. Message, Create Filter from Message, OK, Close.
>
> *plonk*


Article: 129670
Subject: Re: FPGA/CPLD group on LinkedIn
From: wmwmurray@gmail.com
Date: Sun, 2 Mar 2008 16:19:22 -0800 (PST)
Links: << >>  << T >>  << A >>
On Mar 2, 3:15 pm, sky46...@trline5.org wrote:
> wmwmur...@gmail.com wrote:
> >FPGA/CPLD group on LinkedIn
> >    http://www.linkedin.com/e/gis/56713/3CC3BF77FD22
> >Group for People Involved In the Design and Verification of FPGA's and
> >CPLD's to Exchange Idea's and Techniques.  You should have FPGA/CPLD
> >Design/Verification on your Profile to Join.  (The focus is more on
> >FPGA/CPLD in the product as opposed to FPGA's solely as a path to an
> >ASIC)
>
> I prefer NNTP over webbforums that is pumped full of the latest webb-fad from
> the webmaster. Thread structure often missing.

The one big advantage is that joining the group allows one to search
the members CV's and look for a few people to ask for a one-on-one
answer to something that they are familiar with.  It also allows one
to build contacts in an area of interest, that one might not otherwise
meet.  Hope this helps with why I started the group.  There are other
reasons to join beyond this as well -- will save for later -- both
NNTP, and LinkedIn can be useful tools

Article: 129671
Subject: Re: ICAP attached to Microblaze on Virtex 2-pro..
From: kyprianos <kpapadim@mhl.tuc.gr>
Date: Sun, 2 Mar 2008 17:13:50 -0800 (PST)
Links: << >>  << T >>  << A >>
On Mar 2, 4:24 am, Xesium <amirhossein.gholamip...@gmail.com> wrote:
> Hi Kyprianos,
> Thanks a lot for your comments. I checked to make sure that persist
> bit is also not set. I also checked the base and high address in
> xparameters.h file and they are as I had set them before. I'm actually
> configuring my device using parallel cable 4 and through JTAG (I
> guess!). I wasn't desynchronizing before using ICAP but now I tried
> doing that to make sure that I'm not doing anything wrong.

Let me clear this. You load the initial configuration through the
JTAG.
As you first load the data from JTAG you should set up the
configuration
mode pins as M2M1M0=101. Then XHwIcap_CommandDesync() allows you
to transit to the ICAP.
Also try the function XHwIcap_DeviceWrite() instead of
XHwIcap_DeviceWriteFrame().
The same stands for read, i.e. use XHwIcap_Device instead of
XHwIcap_DeviceReadFrame().

Did you also do assign OPB_Clk to sys_clk_s?

> I'm not
> sure how I can verify ICAP's correct configuration, but I actually
> print ICAP's base address (using putnum(my_icap.BaseAddress);
> statement) to make sure that it is the same as what I'd set before and
> it is actually the same! However the result for me is still the same!
> I tried changing the Major and Minor address that I'm writing to.
> Nothing really changes if I just read it. But when I try writing to it
> (just writing an arbitrary value (0xFFFFFFFF) to some address in the
> storage buffer!) and then reading it exactly as the following code,
> sometimes the output of DeviceReadFrame method is that the device is
> busy and just then it gives me some numbers that some of them actually
> are not 0. However it never happens that I actually read the same
> value that I'm writing! I'm wondering, for example in your case, how
> is the content of the storage buffer when you read back the
> configuration? Is it mostly 0 and a few of them are non-zero?
> Should I be reading words or bytes? Because I realized that when I'm
> reading from compact flash I'm actually reading in bytes not words!
> when I'm writing to the storage buffer of ICAP should I be writing in
> bytes or in words? If it should be in words then it means that I have
> manipulate the data I'm reading from Compact Flash!

The writing to the storage buffer is executed in a word by word
fashion. When the buffer is full it sends the data to the ICAP port,
all with one function
call, and then continues copying. When it is finished copying and
there is still data in the
buffer, it writes it to ICAP and the function finishes.
This is due to the API provided with the opb_hwicap (at least for the
EDK 7.1i with
which we conducted the experiments)
Therefore, yes! you should manipulate the data you transfer from the
Compact Flash.
This depends on the API provided with the compact
flash driver which can only read ASCII character data types from a
file. This fact
introduces extra programming effort: The characters that compose a 32
bit
word have to be read and combined to form the 32 bit word-number.
A typical configuration with bitsreams from the compact flash consists
of the
following steps:
-Open the bitstream file stored in the compact flash, identify and
read the header information,
-Read a data chunk equal to a multiple of a compact flash sector i.e.
x 512 bytes,
-Synthesize a 32-bit ICAP word from every 4 bytes of the data chunk,
-Load the synthesized word into the ICAP BRAM storage buffer
.....

> Well that's another problem but for now I can't get the ICAP work and
> appreciate any suggestion and comment!
> For now I'll try installing ISE and EDK 9.2 instead of 8.2 and am
> keeping my fingers crossed that may work!
>

I can't say anything about  ISE+EDK 9.2. We have conducted experiments
only
using ISE+EDK 7.1i (for difference-based performance evaluation) and
ISE 9.1i.02 (for module-based application development)

I hope this help. Let me know about the progress

Good luck,
Kyprianos

> Thanks a lot,
>
> Amir
>
> My code is as follows:
>
>     XHwIcap my_icap;
>
>     XStatus icap_stat;
>
>     icap_stat = XHwIcap_Initialize(&my_icap,
> XPAR_OPB_HWICAP_0_DEVICE_ID, XHI_READ_DEVICEID_FROM_ICAP);
>
>     if(icap_stat != XST_SUCCESS)
>         print("\n There is something wrong in initializing the ICAP!!
> \n");
>
>     icap_stat = XHwIcap_CommandDesync(&my_icap);
>
>     if(icap_stat != XST_SUCCESS)
>         print("\n Desynchronization was not successful!\n");
>
>     XHwIcap_StorageBufferWrite(&my_icap, 25, 0xffffffff);
>
>     icap_stat = XHwIcap_DeviceWriteFrame(&my_icap, XHI_FAR_CLB_BLOCK,
> 20, 32);
>
>     print("A frame has been written to the device\n");
>
>     if(icap_stat != XST_SUCCESS)
>         print("There is something wrong in writing to the device!");
>
>     Xuint32 frame_content;
>
>     icap_stat = XHwIcap_DeviceReadFrame(&my_icap, XHI_FAR_CLB_BLOCK,
> 20, 32);
>
>      print("The same frame is read from the configuration\n");
>
>     if(icap_stat != XST_SUCCESS)
>         print("\n There is something wrong in reading a frame with col =
> 5 and lut_bit = 3!!!!!\n");
>
>     if(icap_stat == XST_DEVICE_BUSY)
>         print("\n Device is busy right now!\n");
>
>     if(icap_stat == XST_BUFFER_TOO_SMALL)
>         print("BUFFER is TOO SMULL!\n");
>
>     if(icap_stat == XST_INVALID_PARAM)
>         print("XST_INVALID_PARAM!\n");
>
>     for(i = 0; i < my_icap.WordsPerFrame; i++)
>     {
>         print("word number");
>         putnum(i+1);
>         print(" is equal to: ");
>         frame_content = XHwIcap_StorageBufferRead(&my_icap, i);
>         putnum(frame_content);
>         putchar('\n');
>     }
>
> On Feb 29, 8:29 pm, kyprianos <kpapa...@mhl.tuc.gr> wrote:
>
> > > >Microblaze. In bitgen.ut file I have set the value of mode pins
> > > > (M2M1M0) to 1 (PULLUP). So it is not set on 101 which is JTAG mode. As
> > > >well the base address and high address of my HWICAP is 0x42000000 and
> > > >0x42000fff as mentioned in the datasheet of HWICAP. Initially my OPB
>
> > Amir,
>
> > In which way to you load the initial configuration? Do you load it
> > through the ICAP and you don't use
> > ICAP at all?Did you check the Persist option?
> > As a second thought check the ICAP configuration. Has it been
> > configured appropriately? Have the base address and the high address
> > been added in the xparameters.h file?
>
> > Take care,
> > Kyprianos


Article: 129672
Subject: Re: Software for FPGA-based PC scope
From: m <martin.usenet@gmail.com>
Date: Sun, 2 Mar 2008 19:27:30 -0800 (PST)
Links: << >>  << T >>  << A >>
> >>> Programming in Visual Basic is known to cause severe brain-damage.
>
> >> This is not a serious response. =A0Do you have a rational justification=

> >> to advise against BASIC?

Visual Basic is quite useful when used for the right project.  As you
begin to have to handle things like bytes directly it gets really
messy.  It simply doesn't have the low-level feel that C has (or C+
+).  It's been a while since I've used it, but I seem to remember
having to use weird constructs like Char(Asc(x))  --brobably the wrong
syntax-- to reach out and touch things at the byte level.

It is a neat way to learn a lot about how to program for Windows at a
simple level.  And, yes, a significant gain in productivity can be had
for the right project.

I don't know how VB dotNET or C# change this.  I'd be interested to
know 'cause I've avoided moving into the new MS tools like the plague
(still using VB 6 and MSVC++ 6).

-Martin

Article: 129673
Subject: Re: Is there any way to disable JTAG for Sptantan3AN
From: Goli <togoli@gmail.com>
Date: Sun, 2 Mar 2008 20:48:49 -0800 (PST)
Links: << >>  << T >>  << A >>
On Feb 29, 2:34 pm, Antti <Antti.Luk...@googlemail.com> wrote:
> On 29 Feb., 09:59, waltherz <walther.za...@gmx.de> wrote:
>
>
>
> > ofcourse u can. just ground them!
>
> > j...@amontec.com schrieb:
>
> > > On Feb 29, 4:52 am, Goli <tog...@gmail.com> wrote:
> > > > Hi,
>
> > > > We want to make Spartan3AN as One Time Programmable. We want to
> > > > program it once and then disable JTAG.
> > > > Is it possible to do that? How can we do that?
>
> > > > --
> > > > Goli
>
> > > You cannot disable the JTAG !
>
> > > and why do you want to remove the powerful JTAG link from your board
> > > application ?
> > > One Time Programmable = Not Upgradeable System !
>
> > > Larry
> > >  http://www.amontec.com
>
> that doesnt prevent the JTAG being used if the chip is desoldered...
> so it really isnt disabling the JTAG just making it harder to access
>
> lso when the S3AN are to be programmed before sending to assembly fab?
>
> Antti

I do agree that there are ways on board with which you can make it
very difficult for other people to use JTAG. But I was wondering if
there is any solution to make the FPGAs as OTP (One time
Programmable). I think for Spartan XL FPGAs we used to get OTP Proms.
So was wondering if there is any similar solution for Spartan3AN.

--
Goli

Article: 129674
Subject: Re: HELP > Face/Edge detection on FPGA
From: mh <moazzamhussain@gmail.com>
Date: Sun, 2 Mar 2008 21:10:36 -0800 (PST)
Links: << >>  << T >>  << A >>
On Mar 2, 6:07 pm, Alex Colvin <al...@TheWorld.com> wrote:
> >I want to implement face detection on fpga
> >Is there any free code available
> >Or is there any code for edge detection available.
> >Plz help I need ity very much.
>
> let me guess, you have a contract from Homeland Security?
>
> --
>         mac the na=EFf

Hi,
Face recognition or do you want to use such methods for an other
problem ?
Any way, No free code will be available for such a problem ...  :-(
Try searching IEEE for an appropriate implementation paper.

Best of Luck !!
/MH



Site Home   Archive Home   FAQ Home   How to search the Archive   How to Navigate the Archive   
Compare FPGA features and resources   

Threads starting:
1994JulAugSepOctNovDec1994
1995JanFebMarAprMayJunJulAugSepOctNovDec1995
1996JanFebMarAprMayJunJulAugSepOctNovDec1996
1997JanFebMarAprMayJunJulAugSepOctNovDec1997
1998JanFebMarAprMayJunJulAugSepOctNovDec1998
1999JanFebMarAprMayJunJulAugSepOctNovDec1999
2000JanFebMarAprMayJunJulAugSepOctNovDec2000
2001JanFebMarAprMayJunJulAugSepOctNovDec2001
2002JanFebMarAprMayJunJulAugSepOctNovDec2002
2003JanFebMarAprMayJunJulAugSepOctNovDec2003
2004JanFebMarAprMayJunJulAugSepOctNovDec2004
2005JanFebMarAprMayJunJulAugSepOctNovDec2005
2006JanFebMarAprMayJunJulAugSepOctNovDec2006
2007JanFebMarAprMayJunJulAugSepOctNovDec2007
2008JanFebMarAprMayJunJulAugSepOctNovDec2008
2009JanFebMarAprMayJunJulAugSepOctNovDec2009
2010JanFebMarAprMayJunJulAugSepOctNovDec2010
2011JanFebMarAprMayJunJulAugSepOctNovDec2011
2012JanFebMarAprMayJunJulAugSepOctNovDec2012
2013JanFebMarAprMayJunJulAugSepOctNovDec2013
2014JanFebMarAprMayJunJulAugSepOctNovDec2014
2015JanFebMarAprMayJunJulAugSepOctNovDec2015
2016JanFebMarAprMayJunJulAugSepOctNovDec2016
2017JanFebMarAprMayJunJulAugSepOctNovDec2017
2018JanFebMarAprMayJunJulAugSepOctNovDec2018
2019JanFebMarAprMayJunJulAugSepOctNovDec2019
2020JanFebMarAprMay2020

Authors:A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Custom Search